Shifting Patents (Class 708/209)
-
Publication number: 20140280409Abstract: A device for temporarily storing data output from a register or data obtained by processing the output data, a processing method therefor, a program, and the like is provided. A circuit (hereinafter, referred to as a selective memory cell) in which a plurality of switches and a signal storing circuit are connected is provided in a data processing device. The selective memory cell can selectively store necessary data. A result of a frequently performed process is stored in the selective memory cell. A process whose result is stored can be performed by only outputting the stored data instead of performing the whole process; thus, input data does not need to be transferred, which can result in a reduction in processing time.Type: ApplicationFiled: March 7, 2014Publication date: September 18, 2014Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Kazuaki Ohshima
-
Patent number: 8832166Abstract: An optimized floating point multiplier rounding circuit that minimizes the increase of the critical timing path of the calculation. The values of the temporary mantissa required to make the rounding decision are calculated simultaneously by the circuit shown in the invention.Type: GrantFiled: September 28, 2011Date of Patent: September 9, 2014Assignee: Texas Instruments IncorporatedInventor: Timothy David Anderson
-
Patent number: 8825727Abstract: A data processing system, method and computer program product to receive general-purpose code for iterative summation of an aggregate number of addends, wherein each addend has a precision. The data processing system operates an arithmetic hardware unit to set a first set of input registers to be a target of memory mapped registers and uses a broad-based adder to generate an adder result, wherein the broad-based adder has a broad-based adder size of inputs, and the broad-based adder size is less than the aggregate number of addends and greater than two, wherein each input register of the first set of input registers is connected to each input. Further, the data processing system may write the adder result to a storage array in memory, wherein the adder result is the sum of the inputs, and the adder result is placed in the storage array as indexed by a storage array index.Type: GrantFiled: March 15, 2012Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Subrat K. Panda, Niranjan Vaish
-
Patent number: 8819099Abstract: A digital signal processor is provided in a wireless communication device, wherein the processor comprises a vector unit, first and second registers coupled to and accessible by the vector unit; and an instruction set configured to perform matrix inversion of a matrix of channel values by coordinate rotation digital computer instructions using the vector unit and the first and second registers.Type: GrantFiled: September 24, 2007Date of Patent: August 26, 2014Assignee: Qualcomm IncorporatedInventors: Mihai Sima, Daniel Iancu, Hua Ye, Mayan Moudgill
-
Patent number: 8805903Abstract: A processor includes a shift device for extending the width of a rotator without increasing propagation delays. An extended-width result is obtained by combining a rotation result with a shift result in accordance with a mask that is selected in response to at least a portion of the value of the degree to which a data word is to be shifted.Type: GrantFiled: July 4, 2011Date of Patent: August 12, 2014Assignee: Texas Instruments IncorporatedInventors: Timothy D. Anderson, Shriram D. Moharil
-
Patent number: 8788558Abstract: A method of operating a data-processing unit to produce a transform comprises calculating first and second output data values based at least on first and second input data values. The method comprises reading the first and second input data values from locations of a first buffer, the locations being determined by first and second read addresses based on first and second read indices. The method also comprises writing the first and second output data values to adjacent memory locations of a second buffer during a single write cycle. Furthermore, the method comprises reading third and fourth input data values from locations of the second buffer, the locations being determined by third and fourth read addresses determined by swapping at least two of the bits of the first and second read indices respectively. A data-processing unit for producing a transform, a transform-computation unit and an electronic apparatus are also described.Type: GrantFiled: June 26, 2008Date of Patent: July 22, 2014Assignee: Telefonaktiebolaget L M Ericsson (Publ)Inventor: Per Persson
-
Publication number: 20140192977Abstract: A multiplication method and a modular multiplier are provided. The multiplication method includes transforming a redundant-form multiplier by adding a recoding constant to the multiplier, performing recoding by using the transformed multiplier, and performing partial multiplication between the multiplier and a multiplicand using result values of the recoding.Type: ApplicationFiled: December 23, 2013Publication date: July 10, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Yong Ki LEE, Sun-Soo SHIN, Jonghoon SHIN, Kyoung Moon AHN, Ji-Su KANG, Kee Moon CHUN
-
Publication number: 20140188963Abstract: A method for correcting a shift error in a fused multiply add operation. The method comprises adjusting a normalized floating-point number before performing a shift error correction to produce an adjusted normalized floating-point number, and correcting a shift error in the adjusted normalized floating-point number. The correcting the shift error comprises shifting a mantissa of the adjusted normalized floating-point number in one direction. A fused multiply add module comprising a normalizer module, a compensation logic, and a round. The normalizer module is operable to normalize a floating-point number to produce a normalized floating-point number. The floating-point number is normalized based upon an estimated quantity of leading zeros. The compensation logic is operable to manage a correction of a shift error in the normalized floating-point number. The rounder is operable to correct the shift error with a mantissa shift in only one direction.Type: ApplicationFiled: December 31, 2012Publication date: July 3, 2014Applicant: NVIDIA CORPORATIONInventor: Nvidia Corporation
-
Patent number: 8768990Abstract: In one embodiment, a reconfigurable cyclic shifter arrangement has first and second reconfigurable cyclic shifters connected in series that are each selectively and independently configurable to operate in any one of three different modes at a time. In a first mode, the reconfigurable cyclic shifter is configured as four 4×4 cyclic shifters to cyclically shift four sets of four input values. In a second mode, the reconfigurable cyclic shifter is configured as two 8×8 cyclic shifters to cyclically shift two sets of eight input values. In a third mode, the reconfigurable cyclic shifter is configured as one 16×16 cyclic shifter to cyclically shift one set of 16 input values. Because the first and second reconfigurable cyclic shifters are independently configurable, there are nine different configurations of the reconfigurable cyclic shifter arrangement.Type: GrantFiled: November 11, 2011Date of Patent: July 1, 2014Assignee: LSI CorporationInventors: Kiran Gunnam, Madhusudan Kalluri
-
Patent number: 8768989Abstract: A funnel shifter includes an input, an output, and a multiplexer unit including a number of multiplexer levels. The multiplexer unit may perform one of a plurality of shift operations on an input value and to provide an output value in response to receiving a shift value and a shift operation value. A first multiplexer level may be configured to format and expand the input value into a larger intermediate value. At least a second multiplexer level may be configured to perform a linear shift of the intermediate value without wrapping any bits for creating the output value. At least some of the multiplexer levels may include multiplexer select signals that may be represented as a plurality of N-Nary one of N signals where N is greater than or equal to two, wherein each of the plurality of N-Nary signals being implemented on a set of physical wires.Type: GrantFiled: June 20, 2011Date of Patent: July 1, 2014Assignee: Apple Inc.Inventors: Raymond C. Yeung, Lincoln R. Nunes, Geoffrey F. Oh
-
Publication number: 20140181164Abstract: An apparatus for mathematical manipulation is described allowing the selective combination of shifters to shift binary numbers of various widths. Selective combination allows on-the-fly adjustment of shifters from independent to coordinated shifting operations. Selective combination allows adjustable hardware-based shifting while saving space and resources. Multiple eight-bit shifters can be configured for a variety of operand widths, such as a 32-bit width, a 24-bit width, a 16-bit width, or an eight-bit width. Multiplexers route the appropriate input data to the appropriate shifters. Opcodes configure the shifters for the desired type of shift and a shifted result is generated.Type: ApplicationFiled: December 20, 2013Publication date: June 26, 2014Applicant: Wave Semiconductor, Inc.Inventor: Samit Chaudhuri
-
Publication number: 20140181165Abstract: A predictive adder produces the result of incrementing and/or decrementing a sum of A and B by a one-bit constant of the form of the form 2k, where k is a bit position at which the sum is to be incremented or decremented. The predictive adder predicts the ripple portion of bits in the potential sum of the first operand A and the second operand B that would be toggled by incrementing or decrementing the sum A+B by the one-bit constant to generate and indication of the ripple portion of bits in the potential sum. The predictive adder uses the indication of the ripple portion of bits in the potential sum and the carry output generated by evaluating A+B to produce the results of at least one of A+B+2k and A+B?2k.Type: ApplicationFiled: February 27, 2014Publication date: June 26, 2014Applicant: Texas Instruments IncorporatedInventors: Timothy D. Anderson, Mujibur Rahman, Kai Chirca
-
Publication number: 20140164457Abstract: An extensible iterative multiplier design is provided. Embodiments provide cascaded 8-bit multipliers for simplifying the performance of multi-byte multiplications. Booth encoding is performed in the lowest order multiplier, with the result of the Booth encoding then provided to higher order multipliers. Additionally, multiply-add operations can be performed by initializing a partial product sum register. Configurable connections between the multipliers facilitate a variety of possible multiplication options, including the possibility of varying the width of the operands.Type: ApplicationFiled: December 7, 2013Publication date: June 12, 2014Applicant: Wave Semiconductor, Inc.Inventors: Samit Chaudhuri, Radoslav Danilak
-
Publication number: 20140143290Abstract: A circuit for multiplying a digital signal by a variable gain, controlled in dependence on a digital gain control value. The circuit comprises: a multiplier input for receiving the digital signal; a multiplier output for outputting the digital signal multiplied by the gain; a plurality of multiplier stages each arranged to multiply by a respective predetermined multiplication factor; and switching circuitry arranged so as to apply selected ones of the multiplier stages in a multiplication path between the input and output, in dependence on the digital gain control value. The multiplication factors are arranged such that binary steps in the digital gain control value result in logarithmic steps in said gain.Type: ApplicationFiled: April 7, 2011Publication date: May 22, 2014Applicant: NVIDIA TECHNOLOGY UK LIMITEDInventor: Stephen Felix
-
Patent number: 8719323Abstract: A method for efficient state transition matrix based LFSR computations are disclosed. A polynomial associated with a linear feedback shift register is defined. This polynomial is used to generate a single step state transition matrix. The single step state transition matrix is then modified into a more general k-step state transition matrix. The resultant combined matrix is reduced in size and can be multiplied by a state input vector, ultimately producing a plurality of next state-input vectors thereby providing improved efficiency in computing a LFSR.Type: GrantFiled: October 22, 2010Date of Patent: May 6, 2014Assignee: LSI CorporationInventor: Meng-Lin Yu
-
Publication number: 20140108477Abstract: A vector processor is provided having an instruction set with a vector convolution function. The disclosed vector processor performs a convolution function between an input signal and a filter impulse response by obtaining a vector comprised of at least N1+N2-1 input samples; obtaining N2 time shifted versions of the vector (including a zero shifted version), wherein each time shifted version comprises Ni samples; and performing a weighted sum of the time shifted versions of the vector by a vector of Ni coefficients; and producing an output vector comprising one output value for each of the weighted sums. The vector processor performs the method, for example, in response to one or more vector convolution software instructions having a vector input. The vector can comprise a plurality of real or complex input samples and the filter impulse response can be expressed using a plurality of coefficients that are real or complex.Type: ApplicationFiled: October 26, 2012Publication date: April 17, 2014Applicant: LSI CorporationInventors: Kameran Azadet, Meng-Lin Yu, Joseph H. Othmer, Joseph Williams, Albert Molina
-
Patent number: 8694194Abstract: Systems and methods for providing a vehicular navigation control are disclosed herein. Some embodiments include a navigation system and a vehicle with a vehicle control module (VCM), a navigation control module (NCM), and a navigation control interface, where the VCM receives a manual command from an operator to implement a manual control function. In some embodiments the NCM receives an automatic command from the navigation system to implement an automatic control function via the VCM and the navigation control interface directly connects the VCM and the NCM to facilitate communication between the VCM and NCM for implementing automatic mode and for reporting implementation of a manual mode.Type: GrantFiled: September 25, 2012Date of Patent: April 8, 2014Assignee: Crown Equipment CorporationInventors: Lucas B. Waltz, Bing Zheng, Thomas L. Mallak, Steve Mangette
-
Publication number: 20140095563Abstract: A decimal floating point finite number in a decimal floating point format is composed from the number in a different format. A decimal floating point format includes fields to hold information relating to the sign, exponent and significand of the decimal floating point finite number. Other decimal floating point data, including infinities and NaNs (not a number), are also composed. Decimal floating point data are also decomposed from the decimal floating point format to a different format. For composition and decomposition, one or more instructions may be employed, including a shift significand instruction.Type: ApplicationFiled: December 6, 2013Publication date: April 3, 2014Applicant: International Business Machines CorporationInventors: Shawn D. Lundvall, Eric M. Schwarz, Ronald M. Smith, SR., Phil C. Yeh
-
Patent number: 8688761Abstract: An arithmetic logic and shifting device is disclosed and includes an arithmetic logic unit that has a first input to receive a first operand from a first register port, a second input to receive a second operand from a second register port, and an output to selectively provide a memory address to a memory unit in a first mode of operation and to selectively provide an arithmetic output in a second mode of operation. Further, the arithmetic logic and shifting device includes a programmable shifter device that has a first input to receive data from the memory unit, a second input to receive the arithmetic output, a third input to receive an operation code of a computer execution instruction, and a shifted output to provide shifted data.Type: GrantFiled: December 8, 2011Date of Patent: April 1, 2014Assignee: QUALCOMM IncorporatedInventors: Muhammad Ahmed, Ajay Anant Ingle, Sujat Jamil
-
Publication number: 20140089363Abstract: A barrel shifter uses a sign magnitude to 2's complement converter to generate decoder signals for its cascaded multiplexer selectors. The sign input receives the shift direction and the magnitude input receives the shift amount. The sign magnitude to 2's complement converter computes an output result as a 2's complement of the shift amount using the shift direction as a sign input, assigns a first portion (most significant bit half) of the output result to a first decoder signal, and assigns a second portion (least significant bit half) of the output result to a second decoder signal. The encoding scheme using a sign magnitude to 2's complement converter allows the decoder circuits to be relatively simple, for example, 3-to-8 decoders for a 64-bit operand value rather than the 4-to-9 decoder required in a conventional barrel shifter, leading to faster operation, less area, and reduced power consumption.Type: ApplicationFiled: December 3, 2013Publication date: March 27, 2014Applicant: International Business Machines CorporationInventor: Takeo Yasuda
-
Publication number: 20140089362Abstract: A system including an integrated circuit chip also includes a microcontroller in the chip and an algorithm for execution by the microcontroller. The algorithm includes addition, subtraction, and multiplication operators (e.g. 25,15,20) and shift-left and shift-right operators (e.g., 48,21) configured for solving particular equations (Eqns. 1-4). Input numbers are within particular ranges to allow the shift operators to shift binary bits so each number so it fits within a register of a particular width. An IR sensor (4) may convert IR radiation (3) to produce a voltage (Vobj) representing the temperature (Tobj) of an IR emitting object (2). The algorithm (100) operates in conjunction with the microcontroller (7) to convert the voltage (Vobj) into a value representing the temperature (Tobj) of the remote object (2) without keeping track of decimal points and resolution of the numbers.Type: ApplicationFiled: April 2, 2013Publication date: March 27, 2014Inventors: Habib Sami Karaki, Ankit Khanna
-
Publication number: 20140082037Abstract: The disclosed embodiments disclose techniques for performing quotient selection in an iterative carry-save division operation that divides a dividend, R, by a divisor, D, to produce an approximation of a quotient, Q=R/D. During a divide operation, a divider approximates Q by iteratively selecting an operation to perform for each iteration of the carry-save division operation and then performing the selected operation. The operation for each iteration is selected based on the current partial sum bits of a partial remainder in carry-save form (rs) and the current partial carry bits of a partial remainder in carry-save form (rc). More specifically, the operation is selected from a set of operations that includes: (1) a 2X* operation; (2) an S1 & 2X* operation; (3) an S2 & 2X* operation; (4) an A1 & 2X* operation; and (5) an A2 & 2X* operation.Type: ApplicationFiled: September 17, 2013Publication date: March 20, 2014Applicant: Oracle International CorporationInventors: Josephus C. Ebergen, Navaneeth P. Jamadagni, Ivan E. Sutherland
-
Publication number: 20140082036Abstract: The disclosed embodiments disclose techniques for using a split division circuit that includes a first divider that is optimized for a first range of divisor values and a second divider that is optimized for a second range of divisor values; the first range is distinct from the second range. During operation, the circuit receives a divisor for the division operation. The circuit: determines whether the divisor is in the first range or the second range to determine whether the first divider or the second divider should perform the division operation; performs the division operation in the selected host divider; and then outputs the result that was generated by the selected host divider.Type: ApplicationFiled: March 15, 2013Publication date: March 20, 2014Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: Josephus C. Ebergen, Navaneeth P. Jamadagni, Ivan E. Sutherland
-
Publication number: 20140074901Abstract: Multiplication engines and multiplication methods are provided for a digital processor.Type: ApplicationFiled: October 16, 2013Publication date: March 13, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventors: Andreas D. Olofsson, Baruch Yanovitch
-
Publication number: 20140059096Abstract: A dividing device includes: shifting circuits which left-shift the mantissa parts of the dividend and the divisor by a first and a second count values; a digit number arithmetic circuit which calculates a quotient digit number expected value based on the first count value and the second count value; a dividing circuit which outputs a quotient and a remainder in sequence on a digit-by-digit basis based on the mantissa parts of the dividend and the divisor left-shifted by the shifting circuits; a subtracting circuit which subtracts an exponent part of the floating-point number being the divisor from an exponent part of the floating-point number being the dividend to output a resultant value; and a control circuit which outputs a mantissa part and an exponent part of a floating-point number being a quotient.Type: ApplicationFiled: June 19, 2013Publication date: February 27, 2014Inventor: Kenichi Kitamura
-
Publication number: 20140059098Abstract: There is provided a data similarity calculation method. The method includes: (a) acquiring a first waveform; (b) storing time series data; (c) converting the stored time series data into a waveform on two-dimensional coordinates, wherein the two-dimensional coordinates consists of a time axis and an a value axis representing values of the time series data, and the time axis is orthogonal to the value axis; (d) shifting the converted waveform in both directions of the time axis and the value axis so as to generate a second waveform; (e) calculating a similarity between the first waveform and the second waveform; and (f) extracting a shift amount in the direction of the time axis and a shift amount in the direction of the value axis when the similarity is the highest by repeatedly performing steps (d) and (e).Type: ApplicationFiled: August 21, 2013Publication date: February 27, 2014Applicant: Yokogawa Electric CorporationInventors: Tetsuya OTANI, Tomohiro KURODA, Hidehiko WADA
-
Publication number: 20140059097Abstract: A multiplying device includes: a circuit which left-shifts a mantissa part of a floating-point number being a multiplicand by a shift amount; a circuit which calculates a digit number of the mantissa part of the multiplier by subtracting the count value from the digit number of the fixed precision of the mantissa part; a multiplying circuit which outputs an intermediate product on a digit-by-digit basis of the mantissa part of the multiplier based on the mantissa part of the left-shifted multiplicand and the mantissa part of the multiplier; an adding circuit which adds exponent parts of the multiplicand and the multiplier; and a control circuit which outputs the intermediate product output by the multiplying circuit, as a mantissa part of a floating-point number being a product and outputs the value output by the adding circuit, as an exponent part of the floating-point number being the product.Type: ApplicationFiled: June 24, 2013Publication date: February 27, 2014Inventor: Kenichi KITAMURA
-
Publication number: 20140046991Abstract: An arithmetic logic unit (ALU) for use within a flight control system is provided. The ALU comprises a first register configured to receive a first operand, a second register configured to receive a second operand, and an adder coupled to the first register and the second register. The adder is configured to generate a sum of the first operand and the second operand and to generate intermediate sums that are used to determine a product of the first operand and the second operand.Type: ApplicationFiled: October 29, 2013Publication date: February 13, 2014Inventors: Jason Bickler, Karen Brack
-
Patent number: 8650231Abstract: A programmable device is programmed to perform arithmetic operations in an internal format that, unlike known standard formats that store numbers in normalized form and require normalization after each computational step, stores numbers in unnormalized form and does not require normalization after each step. Numbers are converted into unnormalized form at the beginning of an operation and converted back to normalized form at the end of the operation. If necessary to avoid data loss, a number may be normalized after an intermediate step. To conserve resources, rather than configuring the every intermediate operation to have the same mantissa size, in the internal format the mantissa size may start out smaller and grow after each operation.Type: GrantFiled: November 25, 2009Date of Patent: February 11, 2014Assignee: Altera CorporationInventor: Martin Langhammer
-
Patent number: 8650230Abstract: Circuitry for adding together three long numbers may include the formation of redundant form sum bit signals and redundant form carry bit signals. These signals may be finally combined in a ripple carry adder chain that produces sum bit output signals and ripple carry bit signals. Both a ripple carry bit signal and a redundant form carry bit signal must be passed from the circuitry performing each place of the addition to the circuitry performing the next-more-significant place of the addition. Various techniques are disclosed for facilitating subdividing long chains of such circuitry, as well as possibly including (between such subdivisions) “pipeline” registers for both ripple and redundant form carry bit signals.Type: GrantFiled: July 1, 2013Date of Patent: February 11, 2014Assignee: Altera CorporationInventor: Martin Langhammer
-
Publication number: 20140032622Abstract: A method of performing digital division includes right-shifting a divider to provide a temporary divider, subtracting the temporary divider from a temporary dividend to provide a difference, determining the temporary dividend based on at least one of a dividend and the difference, and left-shifting a quotient based on the difference. A corresponding computer-readable medium and device are provided. A system to perform digital division includes a counter and a division circuit. The counter provides a count, and the division circuit is operatively coupled to the counter. The division circuit divides a dividend by a divider to provide a quotient in response to the counter. At least one of the counter and division circuit is configured to accept at least one of the count, dividend, divider, and quotient with a configurable bit-width.Type: ApplicationFiled: July 27, 2012Publication date: January 30, 2014Applicant: LSI CORPORATIONInventor: Tony S. El-Kik
-
Publication number: 20140025717Abstract: Methods, apparatuses, and articles associated with SIMD adding two integers are disclosed. In embodiments, a method may include element-wise SIMD adding corresponding elements of a first SIMD-sized integer (A) and a second SIMD-sized integer (B) to generate a SIMD-sized integer result (R) and a carry bit. A may have an integer size (SizeA), while B may have an integer size (SizeB). The addition, in response to SizeA greater than SizeB, may further include updating R and the carry bit in view of one or more elements of A that do not have corresponding element or elements of B. Further, element-wise SIMD adding may include performing one or more mathematical operations on first one or more masks, with the first one or more masks interpreted as integers, and interpreting one or more integer results of the one or more mathematical operations as second one or more masks.Type: ApplicationFiled: March 30, 2011Publication date: January 23, 2014Inventor: Sergey Lyalin
-
Patent number: 8635259Abstract: A barrel shifter receiving N symbols, arranged n2 distinct groups of n1 symbols, applying a circular shift to the N symbols. The barrel shifter comprises n2 first barrel shifters, each applying a first circular shift to one of the groups of n1 symbols; a rearrangement module receiving the N symbols provided by the first barrel shifters and providing N symbols arranged, in a determined manner, in n1 distinct groups of n2 symbols; n1 second barrel shifters, each applying a second circular shift to one of the distinct groups of n2 symbols; a control module providing, to each first barrel shifter, an identical signal bs_ctrl1 representing the first shift, and providing, to each second barrel shifter, an identical signal bs_ctrl2 representing the second shift; and a switching module switching at least two of the symbols of the N symbols.Type: GrantFiled: May 11, 2010Date of Patent: January 21, 2014Assignee: STMicroelectronics S.A.Inventors: Laurent Paumier, Pascal Urard
-
Publication number: 20140006466Abstract: A barrel shifter uses a sign magnitude to 2's complement converter to generate decoder signals for its cascaded multiplexer selectors. The sign input receives the shift direction and the magnitude input receives the shift amount. The sign magnitude to 2's complement converter computes an output result as a 2's complement of the shift amount using the shift direction as a sign input, assigns a first portion (most significant bit half) of the output result to a first decoder signal, and assigns a second portion (least significant bit half) of the output result to a second decoder signal. The encoding scheme using a sign magnitude to 2's complement converter allows the decoder circuits to be relatively simple, for example, 3-to-8 decoders for a 64-bit operand value rather than the 4-to-9 decoder required in a conventional barrel shifter, leading to faster operation, less area, and reduced power consumption.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: International Business Machines CorporationInventor: Takeo Yasuda
-
Publication number: 20130339412Abstract: Processing circuitry is provided for performing a shift-round-and-accumulate operation. The operation comprises shifting an input value to generate a shifted value using shifting circuitry, adding the shifted value to an accumulate value using adding circuitry, and performing rounding by adding a rounding value to the sum of the shifted value and the accumulated value using the adding circuitry. The same adding circuitry is used to perform both the addition of the shifted value and the accumulated value and the addition of the rounding value in the same processing cycle.Type: ApplicationFiled: June 14, 2012Publication date: December 19, 2013Applicant: ARM LimitedInventors: Neil BURGESS, David Raymond LUTZ
-
Patent number: 8601040Abstract: A processor includes a shift overflow detector for rapidly detecting overflows that may result during execution of a shift instruction. Shift indication signals are generated in response to changes in logic state between adjacent pairs of bits of a received shift data word. A received shift amount is decoded to produce decoded shift signals that indicate an amount of shifting for the received shift data word. An overflow condition is detected in response to the generated shift indication signals and the decoded shift signals and an indication of the detected overflow condition is provided.Type: GrantFiled: September 27, 2010Date of Patent: December 3, 2013Assignee: Texas Instruments IncorporatedInventors: Timothy D. Anderson, Shriram D. Moharil
-
Publication number: 20130311529Abstract: An arithmetic module is provided, including a first adder, a first shifter coupled to the first adder, a multiplier coupled to the first shifter for receiving an external coefficient signal, a digit alignment unit coupled to the multiplier, a second adder coupled to the digit alignment unit, and a second shifter coupled to the second adder. The arithmetic module reduces the overall computation time effectively, as compared with a scalar processor, by employing a serial data connection design, and also significantly reduces power consumption of the digital signal processor by requiring fewer input and output ends than those of a multi-issue processor.Type: ApplicationFiled: September 12, 2012Publication date: November 21, 2013Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Chih-Wei Liu, Kuo-Chiang Chang, Shih-Hao Ou, Yu-Wen Chen
-
Publication number: 20130297664Abstract: Embodiments of the present disclosure describe computer-implemented methods, computer-readable media and computer system associated with big number squaring. A computer-implemented method to square a number x may include storing a t-digit vector representation of x in t b-bit registers of a processor. A 2t-digit intermediate vector may be generated and stored in 2t b-bit registers of the processor, using x stored in said t b-bit registers. A value stored in at least one of the t b-bit or 2t b-bit registers may be shifted to the left by n. n may be an integer at least equal to 1. At some point after the shifting, w, square of the number x, may be represented by the 2t-digit result vector stored in the 2t b-bit registers. Other embodiments may be described and/or claimed.Type: ApplicationFiled: September 6, 2011Publication date: November 7, 2013Inventors: Shay Gueron, Vlad Krasnov
-
Publication number: 20130282778Abstract: An embodiment of a method and a related apparatus for digital computation of a floating point complex multiply-add is provided. The method includes receiving an input addend, a first product, and a second product. The input addend, the first product and the second product each respectively has a mantissa and an exponent. The method includes shifting the mantissas of the two with smaller exponents of the input addend, the first product, and the second product to align together with the mantissa of the one with largest exponent of the input addend, the first product and the second product, and adding the aligned input addend, the aligned first product and the aligned second product.Type: ApplicationFiled: April 20, 2012Publication date: October 24, 2013Applicant: FUTUREWEI TECHNOLOGIES, INC.Inventors: Tong Sun, Weizhong Chen, Zhikun Cheng, Yuanbin Guo
-
Patent number: 8566382Abstract: Apparatus and methods for storing data in a block to provide improved accessibility of the stored data in two or more dimensions. The data is loaded into memory macros constituting a row of the block such that sequential values in the data are loaded into sequential memory macros. The data loaded in the row is circularly shifted a predetermined number of columns relative to the preceding row. The circularly shifted row of data is stored, and the process is repeated until a predetermined number of rows of data are stored. A two dimensional (2D) data block is thereby formed. Each memory macro is a predetermined number of bits wide and each column is one memory macro wide.Type: GrantFiled: September 8, 2009Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Larry Pearlstein, Richard K. Sita
-
Publication number: 20130246491Abstract: A data processing system, method and computer program product to receive general-purpose code for iterative summation of an aggregate number of addends, wherein each addend has a precision. The data processing system operates an arithmetic hardware unit to set a first set of input registers to be a target of memory mapped registers and uses a broad-based adder to generate an adder result, wherein the broad-based adder has a broad-based adder size of inputs, and the broad-based adder size is less than the aggregate number of addends and greater than two, wherein each input register of the first set of input registers is connected to each input. Further, the data processing system may write the adder result to a storage array in memory, wherein the adder result is the sum of the inputs, and the adder result is placed in the storage array as indexed by a storage array index.Type: ApplicationFiled: March 15, 2012Publication date: September 19, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Subrat K. Panda, Niranjan Vaish
-
Patent number: 8533245Abstract: Techniques for implementing multipliers using memory blocks in an integrated circuit (IC) are provided. The disclosed techniques may reduce the number of memory blocks required to implement various multiplication operations. A plurality of generated products is normalized. The normalized products are scaled to generate a plurality of scaled products. Scaled products with the least root mean square (RMS) error are identified. The scaled products with the least RMS error are then stored in a plurality of memory blocks in an IC. The scaled products may have a reduced number of bits compared to the plurality of generated products that have not been normalized and scaled.Type: GrantFiled: March 3, 2010Date of Patent: September 10, 2013Assignee: Altera CorporationInventor: Colman C. Cheung
-
Patent number: 8533250Abstract: Circuits for a multiplier with a built-in accumulator and a method of performing multiplication with accumulation are disclosed. An embodiment of the disclosed circuits includes a logic circuit coupled to receive two inputs. The logic circuit is capable of generating a plurality of value bits from the inputs received. In one embodiment, the logic circuit includes a Booth recoder circuit that generates a plurality of partial products. A block of adders is coupled to logic circuit to receive and sum up the value bits. An adder adds the summation result from the block of adders to a previous accumulated value to generate intermediate sum and carry values. An accumulator, coupled to the adder, receives and stores the intermediate values.Type: GrantFiled: June 17, 2009Date of Patent: September 10, 2013Assignee: Altera CorporationInventors: Kok Yoong Foo, Yan Jiong Boo, Geok Sun Chong, Boon Jin Ang, Kar Keng Chua
-
Patent number: 8533246Abstract: An apparatus comprising an integrated circuit configured to accept a plurality of operands; multiply the operands producing an result in a first binary format; and distribute the result in the first binary format over a plurality of data units in a second binary format, each unit having W bits with k>0 most significant bits set to zero.Type: GrantFiled: December 12, 2008Date of Patent: September 10, 2013Assignee: Intel CorporationInventors: Vinodh Gopal, Michael Kounavis, Arun Raghunath
-
Publication number: 20130218938Abstract: Provided are a floating-point adder and methods for implementing a floating-point adder with operand shifting based on a predicted exponent difference when performing an effective subtraction on normal or subnormal numbers. In an aspect, two least significant bits (LSBs) of a first floating-point operand's exponent are compared with two LSBs of a second floating-point operand's exponent to estimate a difference between the two exponents. A first shift of up to one of the first and the second operands is performed, based on the estimated difference. A prospective result is then produced by subtracting the first operand and the second operand. Contemporaneously, one of the first operand's exponent and the second operand's exponent is subtracted from the other of the first operand's exponent and the second operand's exponent to determine if the exponents actually differ by one or less.Type: ApplicationFiled: February 15, 2013Publication date: August 22, 2013Applicant: Qualcomm IncorporatedInventor: Qualcomm Incorporated
-
Patent number: 8510354Abstract: Circuitry for computing on x and y datapaths a trigonometric function of an input on a z datapath includes a comparison element to determine that the input is at or above a threshold, or below the threshold. The circuitry also includes a first left-shifter for shifting the z datapath by a constant when the input is below the threshold, and a second left-shifter for shifting an initialization value of the x datapath when the input is below the threshold. The circuitry further includes a look-up table including inverse tangent values based on negative powers of 2, and based on negative powers of 2-plus-the-constant and shifted by the constant, for adding to/subtracting from the z datapath, shifters for right-shifting elements of the x and y datapaths by amounts incorporating the constant and respective predetermined shift amounts that are adjusted when the input is below the threshold.Type: GrantFiled: March 12, 2010Date of Patent: August 13, 2013Assignee: Altera CorporationInventor: Martin Langhammer
-
Patent number: 8510364Abstract: Methods for matrix processing and devices therefor are described. A systolic array in an integrated circuit is coupled to receive a first matrix as input; and is capable of operating in two modes, namely a triangularization mode and a back-substitution mode. The systolic array, when in a triangularization mode, is coupled to triangularize the first matrix to provide a second matrix. When in a back-substitution mode, the systolic array is coupled to invert the second matrix.Type: GrantFiled: September 1, 2009Date of Patent: August 13, 2013Assignee: Xilinx, Inc.Inventors: Raghavendar M. Rao, Christopher H. Dick
-
Patent number: 8510355Abstract: Method, apparatus, and program means for performing bitstream buffer manipulation with a SIMD merge instruction. The method of one embodiment comprises determining whether any unprocessed data bits for a partial variable length symbol exist in a first data block is made. A shift merge operation is performed to merge the unprocessed data bits from the first data block with a second data block. A merged data block is formed. A merged variable length symbol comprised of the unprocessed data bits and a plurality of data bits from the second data block is extracted from the merged data block.Type: GrantFiled: October 19, 2010Date of Patent: August 13, 2013Assignee: Intel CorporationInventors: Yen-Kuang Chen, William W. Macy, Jr., Matthew Holliman, Eric L. Debes, Minerva M. Yeung
-
Publication number: 20130204915Abstract: A random number generating method includes sending a signal source for outputting a data sequence and randomly retrieving a segment of data having an operation length as a seed; converting the seed into a first operation value, determining whether a difference between the first operation value and a second operation value is larger than a threshold value, and determining whether a total number of times the first operation value has been inputted into the operation value processing step is larger than a predetermined value. The first operation value is reset by a reset algorithm; otherwise the sample selection step is re-performed. The operation values are converted into a random number. A total number of bits of the random number is calculated. The operation value setting step is performed or a latest random number having a length equal to the operation length is set as the seed.Type: ApplicationFiled: February 2, 2012Publication date: August 8, 2013Inventors: I-Te Chen, Jer-Min Tsai, Jeng-Nan Tzeng, Wen-Hsien Ho
-
Patent number: 8495124Abstract: A decimal multiplication mechanism for fixed and floating point computation in a computer having a coefficient mechanism without resulting leading zero detection (LZD) and process which assumes that the final product will be M+N digits in length and performs all calculations based on this assumption. Least significant digits that would be truncated are no longer stored, but retained as sticky information which is used to finalize the result product. Once the computation of the product is complete, a final check based on the examination of key bits observed during partial product accumulation is used to determine if the final product is truly M+N digits in length, or M+N?1 digits. If the latter is true, then corrective final product shifting is employed to obtain the proper result. This eliminates the need for dedicated leading zero detection hardware used to determine the number of significant digits in the final product.Type: GrantFiled: June 23, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Steven R. Carlough, Adam B. Collura, Michael Kroener, Silvia Melitta Mueller