Abstract: The present disclosure relates generally to arithmetic units of processors, and may relate more particularly to multi-cycle division operations. Multiple-cycles of a radix-m division operation may be performed to generate one or more signal states representative of a result value based at least in part on a dividend value and a divisor value.
Abstract: An arithmetic operation in a data processing unit, preferably by iterative digit accumulations, is proposed. An approximate result of the arithmetic operation is computed iteratively. Concurrently at least two supplementary values of the approximate result of the arithmetic operation are computed, and the final result selected from one of the values of the approximate result and the at least two supplementary values of the arithmetic operation depending on the results of the last iteration step.
Type:
Grant
Filed:
September 19, 2013
Date of Patent:
May 24, 2016
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION
Inventors:
Klaus M. Kroener, Christophe J. Layer, Silvia M. Mueller, Kerstin Schelm
Abstract: A floating point execution unit is capable of selectively repurposing a subset of the significand bits in a floating point value for use as additional exponent bits to dynamically provide an extended range for floating point calculations. A significand field of a floating point operand may be considered to include first and second portions, with the first portion capable of being concatenated with the second portion to represent the significand for a floating point value, or, to provide an extended range, being concatenated with the exponent field of the floating point operand to represent the exponent for a floating point value.
Type:
Grant
Filed:
July 22, 2008
Date of Patent:
April 2, 2013
Assignee:
International Business Machines Corporation
Inventors:
Mark J Hickey, Adam J Muff, Matthew R Tubbs, Charles D Wait
Abstract: Digit counts c? after the decimal point of attribute values in a structured document are acquired (S404). The detected attribute values are transformed into value character strings that represent integer values by manipulating the decimal point positions of the attribute values in accordance with a maximum digit count of the acquired digit counts (S406). The transformed value character strings and the maximum digit count C are encoded (S407).
Abstract: The high-radix multiplier-divider provides a system and method utilizing an SRT digit recurrence algorithm that provides for simultaneous multiplication and division using a single recurrence relation. When A, B, D and Q are fractions (e.g., Q=0.q?1q?2 . . . q?n), then the algorithm provides for computing S = AB D to yield a w-bit quotient Q and w-bit remainder R by: (1) determining the next quotient digit q?j using a quotient digit selection function; (2) generating the product q?jD; and (3) performing the triple addition of rRj?1, (?q?jD) and b - ( j - 1 ) ? ( A r ) where R0=b?1Ar?1. The recurrence relation may be implemented with carry-save adders for computation using bitwise logical operators (AND, OR, XOR).
Type:
Application
Filed:
June 28, 2007
Publication date:
January 1, 2009
Inventors:
Alaaeldin Amin, Muhammad Waleed Shinwari
Abstract: A system and method define a multi-parameter configuration using an identifier. The identifier involves assigning values to available options for parameters of a configuration and using the assigned values to construct an identifier representing the configuration. The constructed identifier may then be used for identification purposes, stored in a field in a database or as an entry in a list or an array, easily searched and easily sorted.