Contents Validation Patents (Class 710/55)
  • Patent number: 6105086
    Abstract: A data communication circuit buffers data between a shared resource and a plurality of data communication interfaces through a plurality of respective first-in-first-out ("FIFO") buffers. The data is divided into multiple-bit data frames having a start and an end. The circuit maintains a priority level for each FIFO buffer and initializes the priority level of each FIFO buffer to a first priority level. The circuit passes bits of the multiple-bit data frames from the shared resource to respective ones of the FIFO buffers in a buffer order which is based on the priority level of each FIFO buffer. The circuit passes the bits from the FIFO buffers to the respective data communication interfaces and selectively increases the priority level of each FIFO buffer to a second, higher priority level as a function of a level the bits within the FIFO buffer and whether the end of at least one data frame is stored in the FIFO buffer.
    Type: Grant
    Filed: June 4, 1998
    Date of Patent: August 15, 2000
    Assignee: LSI Logic Corporation
    Inventors: Timothy N. Doolittle, Jeffrey J. Holm
  • Patent number: 6094694
    Abstract: A data processing apparatus runs a messaging and queuing software package whereby messages received at the data processing apparatus are stored in a message queue. The apparatus has: a processor; a high storage capacity storage device; and a low storage capacity storage device (e.g., a high-speed cache); the high storage capacity storage device stores full-length expiration data for each message in the message queue; and the low storage capacity storage device stores an abbreviated version of the full-length expiration data for each message in the message queue, the abbreviated version used to quickly and efficiently determine whether a queued message is expired.
    Type: Grant
    Filed: May 4, 1998
    Date of Patent: July 25, 2000
    Assignee: International Business Machines Corporation
    Inventors: Andrew Hickson, James Gordon Wilkinson
  • Patent number: 6078971
    Abstract: An input/output (I/O) buffer has a block-end detector which detects that an access has reached the last word in a block of the I/O buffer. If the block-end detector detects the last word of the block, then the block is invalidated. The I/O buffer also has a direct-memory-access-end detector which detects that an access has reached the last word in a direct-memory-access (DMA) transfer. If the DMA-end detector detects the last word of the DMA transfer, then the block is invalidated. The I/O buffer may also have a configuration memory which stores configuration information concerning whether a DMA controller accesses the input/output buffer instead of a storage. If the configuration information indicates that the DMA controller does not access the input/output buffer, then data from the storage are bypassed to the DMA controller.
    Type: Grant
    Filed: December 5, 1996
    Date of Patent: June 20, 2000
    Assignee: NEC Corporation
    Inventor: Yasunori Tsutsumi
  • Patent number: 6078993
    Abstract: An address buffer that stores information used to access a data memory is disposed in a cache unit that supplies data such as an instruction code to an instruction executing unit. A tag memory and a data memory are independently accessed. The data memory is accessed corresponding to access information stored in the address buffer. Data is output from the data memory in the input order of data requests. When a data release signal is not received from the instruction executing unit, since access information is buffered in the address buffer, a large data buffer for storing the output data of the data memory is not required. In addition, in an associative type cache unit, the tag memory and the address buffer can be formed in the same memory.
    Type: Grant
    Filed: June 26, 1996
    Date of Patent: June 20, 2000
    Assignee: Fujitsu Limited
    Inventors: Takuya Iwata, Atsuhiro Suga
  • Patent number: 6029212
    Abstract: A system and method of accessing a memory location within a system having a processor and a plurality of memory locations separate from the processor. The system includes a plurality of external registers which are connected to the processor over a data bus, address translation means, connected to the processor over the data bus and an address bus, for calculating, based on an index written to the data bus, an address associated with one of the memory locations, and transfer means, connected to the plurality of external registers, for transferring data between the addressed memory location and one of the external registers.
    Type: Grant
    Filed: January 13, 1998
    Date of Patent: February 22, 2000
    Assignee: Cray Research, Inc.
    Inventors: Richard E. Kessler, Steven M. Oberlin, Steven L. Scott, Eric C. Fromm
  • Patent number: 5987539
    Abstract: A bridge circuit for coupling a first bus to a second bus includes a read buffer adapted to store read data and control logic. At least a portion of the read data includes prefetch data, and the read data is associated with a requesting device coupled to one of the first and second buses. The control logic is adapted to identify a write request having a target address on one of the first and second buses, flush at least a portion of the prefetch data in response to the target address corresponding to the requesting device, and transfer the write request to the requesting device independent of the read buffer. The write request is useful for signaling the requesting device that the read data is no longer required.
    Type: Grant
    Filed: June 5, 1996
    Date of Patent: November 16, 1999
    Assignee: Compaq Computer Corporation
    Inventor: Alan L. Goodrum
  • Patent number: 5951657
    Abstract: A device interface for communicating between a processor system and a separate device employs cacheable control registers, both to indicate the receipt of a message and to receive messages to be transmitted. The data structure of the cacheable control registers may be that of a queue, minimizing the need for routine handshaking signals to clear the queue after each message. Communication of queue pointers is minimized by the use of a shadow pointer relied on as long as adequate queue space exists and queue entry valid flags which are interpreted with alternate sense for each cycling through the queue.
    Type: Grant
    Filed: June 9, 1997
    Date of Patent: September 14, 1999
    Assignee: Wisconsin Alumni Research Foundation
    Inventors: David A. Wood, Steven K. Reinhardt, Shubhendu S. Mukherjee, Babak Falsafi, Mark D. Hill, Robert W. Pfile
  • Patent number: 5953416
    Abstract: A data processing apparatus serves as I/O units coupled to information processes apparatuses such as computers. The data processing apparatus decodes encrypted data and performs processing according to message data. The data processing apparatus includes a data processing circuit performing decoding processing and message processing according to message data, a data buffer accessible from both the data processing circuit and the information processing apparatus, a data buffer monitor circuit monitoring states of read/write of the data to the data buffer, and an access control circuit controlling an access from the information processing apparatus to the data buffer.
    Type: Grant
    Filed: March 20, 1997
    Date of Patent: September 14, 1999
    Assignee: Fujitsu Limited
    Inventors: Takayuki Hasebe, Naoya Torii, Masahiko Takenaka
  • Patent number: 5938739
    Abstract: A memory controller which provides a series of queues between the processor and the PCI bus and the memory system. Memory coherency is maintained in two different ways. Before any read operations are accepted from the PCI bus, both of the posting queues must be empty. A content addressable memory (CAM) is utilized as the PCI to memory queue. When the processor performs a read request, the CAM is checked to determine if one of the pending write operations in the PCI to memory queue is to the same address as the read operation of the processor. If so, the read operation is not executed until the PCI memory queue is cleared of the write. To resolve the problem of aborting a Memory Read Multiple operation, an abort signal from the PCI bus interface is received and as soon thereafter as can be done the read ahead cycle is terminated, even though the read ahead cycle has not fully completed.
    Type: Grant
    Filed: March 5, 1997
    Date of Patent: August 17, 1999
    Assignee: Compaq Computer Corporation
    Inventors: Michael J. Collins, Gary W. Thome, Michael P. Moriarty, Jens K. Ramsey, John E. Larson
  • Patent number: 5922057
    Abstract: In a multiprocessor data processing system including at least one main processor and one sub-processor utilizing a shared queue, queue integrity is maintained by associating a semaphore with each queue entry to indicate ownership of that queue entry. Ownership of a queue entry is checked by a processor attempting to post to the queue entry. Upon determining that the queue entry is available to the processor, the queue entry is loaded by an atomic write operation, ownership of the queue entry transferred to another processor, and the other processor may be alerted of the post to the queue. The other processor maintains ownership of the queue entry until the other processor has read and saved the data from the queue entry. Items may thus be posted to the queue and cleared from the queue by a processor independent of the state of the other processor.
    Type: Grant
    Filed: January 10, 1997
    Date of Patent: July 13, 1999
    Assignee: LSI Logic Corporation
    Inventor: Keith W. Holt
  • Patent number: 5906659
    Abstract: Buffers are provided in a computer system to allow posting data to the buffers, followed by concurrent operation by different portions of the computer system. A CPU buffer is provided to buffer CPU accesses, a CPU-to-PCI buffer is provided to buffer CPU accesses to the PCI local bus, and a memory buffer is provided to buffer CPU accesses to main memory. This configuration allows the CPU-to-PCI buffer to write data concurrently with the memory buffer accessing data from main memory.
    Type: Grant
    Filed: August 14, 1997
    Date of Patent: May 25, 1999
    Assignee: International Business Machines Corporation
    Inventors: John Edward Derrick, William R. Greer, Christopher Michael Herring