Serial-to-parallel Or Parallel-to-serial Patents (Class 710/71)
-
Patent number: 7827452Abstract: In accordance with one embodiment of the invention, a method and apparatus are provided for obtaining test data from multiples devices under test. This could be accomplished in accordance with one embodiment by outputting from a testing device a test signal for input in parallel to at least two devices under test; inputting in parallel to the testing device at least two response signals, each response signal produced by one of the at least two devices under test; storing the response signals received in parallel in a storage device; and serially outputting the response signals from the storage device.Type: GrantFiled: August 24, 2007Date of Patent: November 2, 2010Assignee: Verigy (Singapore) Pte. Ltd.Inventor: Edmundo De La Puente
-
Publication number: 20100262749Abstract: A signal processing board including a resource board substrate, an external interface on the board substrate, adapted to receive signals for processing, at least one slot adapted to receive a plug-in module with at least one processor thereon and an interface unit adapted to at least participate in converting signals exchanged between the external interface and a processor on a module received by the slot, between a format of signals received by the external interface and a signal format of the processor. The interface unit is suitable to at least participate in the conversion for a plurality of types of processors that differ in the format in which they transmit or receive signals.Type: ApplicationFiled: July 25, 2005Publication date: October 14, 2010Applicant: SURF COMMMUNICATION SOLUTIONS LTD.Inventors: Daniel Frydman, Abraham Fisher
-
Publication number: 20100257293Abstract: A route lookup system, a TCAM, and an NP are disclosed. A TCAM includes a high-speed serial interface, wherein the TCAM transmits signals through the high-speed serial interface. Embodiments of the present invention generally increase the data transmission rate, reduce the number of signal lines, simplify the PCB design, reduce the chip size, and facilitate PCB wiring. Moreover, the small number of signal lines leads to a decrease of required I/O pins, and reduces the packaging size of the chip.Type: ApplicationFiled: June 21, 2010Publication date: October 7, 2010Applicant: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Hongbo Xia, Yong Yang, Fengming Gao
-
Patent number: 7805553Abstract: An integrated circuit device includes a common transceiver macrocell including a circuit necessary for host operation and a circuit necessary for device operation. The common transceiver macrocell includes an analog front-end circuit and a high-speed logic circuit. The high-speed logic circuit includes a parallel/serial conversion circuit, a first parallel interface which serves as an interface between an external circuit and the parallel/serial conversion circuit, a sampling clock generation circuit, a serial/parallel conversion circuit, and a second parallel interface which serves as an interface between the serial/parallel conversion circuit and the external circuit.Type: GrantFiled: November 22, 2006Date of Patent: September 28, 2010Assignee: Seiko Epson CorporationInventors: Shoichiro Kasahara, Fumikazu Komatsu, Mitsuaki Sawada, Yoshiyuki Kamihara, Takuya Ishida
-
Patent number: 7797691Abstract: Systems and methods are described for automatically transforming essentially sequential code into a plurality of codes which are to be executed in parallel to achieve the same or equivalent result to the sequential code. User-defined task boundaries are determined in the input code to thereby define a plurality of tasks. It is then determined if the essentially sequential application code can be separated at at least one of said user-defined tasks boundaries and if so at least one code of the plurality of codes for at least one of said tasks is automatically generated.Type: GrantFiled: January 7, 2005Date of Patent: September 14, 2010Assignee: IMECInventors: Johan Cockx, Bart Vanhoof, Richard Stahl, Patrick David
-
Patent number: 7795909Abstract: A programmable logic device that receives and stores configuration data in configurable random-access-memory has differential signal input buffer circuitry for receiving the configuration data from a configuration device in differential signal form at high speeds. The programmable logic device may have clock and data recovery circuitry that receives a reference clock and that generates a corresponding internal clock that is used for receiving the configuration data. Error detection circuitry may be used to detect errors occurring during data transmission. The configuration device may have a serializer that serializes parallel configuration data received from memory and differential signal output driver circuitry that provides the configuration data in differential signal form to the programmable logic device.Type: GrantFiled: April 15, 2008Date of Patent: September 14, 2010Assignee: Altera CorporationInventors: Kenneth T. Daxer, Adam J. Wright
-
Patent number: 7792037Abstract: A synchronization apparatus for data synchronization and method for data synchronization is disclosed. One embodiment provides clock signals which are phase-shifted relative to one another are used for synchronizing data packets in a serial-to-parallel conversion device in a write path and equally for synchronizing data packets in a parallel-to-serial conversion device in a read path.Type: GrantFiled: October 25, 2007Date of Patent: September 7, 2010Assignee: Qimonda AGInventors: Stefan Dietrich, Rex Kho
-
Patent number: 7793013Abstract: Methods, circuits, and an apparatus for filtering high-speed serial data is disclosed. In one embodiment, a Programmable Logic Device (PLD) is configured with a filter circuit for filtering serial data at a first clock rate. The filter circuit converts an N number of serial data streams into an N number of M-bit words based on a deserialization factor. The M-bit words are converted to an M number of N-bit data words. The N-Bit data words are filtered at a second clock rate, reformatted, serialized, and outputted as individual serial data streams at the first clock rate. In one embodiment, the N-bit data words are digitally filtered by a Finite Impulse Response (FIR) filter operating at the second clock rate. The data output of the FIR filter is then serialized into an N number of serial data output streams operating at the first clock rate.Type: GrantFiled: December 29, 2005Date of Patent: September 7, 2010Assignee: Altera CorporationInventor: Benjamin Esposito
-
Patent number: 7783801Abstract: The invention provides KVM console cables, comprising a video connector, a first console connector, a second console connector, a third console connector, a combined connector, and a transmission line. The video connector is utilized to connect to a video monitor. The first, second, and third console connectors are utilized to connect to a first console device, a second console device and third console device, respectively. The combined connector is utilized to connect to a KVM switch. The video connector and the first, second and third console connectors are connected to the combined connector by the transmission line.Type: GrantFiled: September 14, 2007Date of Patent: August 24, 2010Assignee: ATEN International Co., LtdInventor: Li-Ping Lin
-
Patent number: 7783802Abstract: An embodiment of the present invention includes a switch employed in a system having two hosts and a device and for coupling two or more host ports to a device. The switch includes a power signal control circuit generating a power signal for use by the device in receiving power for operability thereto, the power signal control circuit responsive to detection of inoperability of the device and in response thereto, toggling the power signal to the device while avoiding interruption to the system.Type: GrantFiled: July 21, 2005Date of Patent: August 24, 2010Assignee: LSI CorporationInventors: Siamack Nemazie, Shiang-Jyh Chang, Young-Ta Wu
-
Publication number: 20100211733Abstract: Memory devices and methods facilitate handling of data received by a memory device through the use of data grouping and assignment of data validity status values to grouped data. For example, data is received and delineated into one or more data groups and a data validity status is associated with each data group. Data groups having a valid status are latched into one or more cache registers for storage in an array of memory cells wherein data groups comprising an invalid status are rejected by the one or more cache registers.Type: ApplicationFiled: February 19, 2009Publication date: August 19, 2010Inventors: Luyen Vu, Uday Chandrasekhar, Dean Nobunaga
-
Patent number: 7774509Abstract: A command conversion device 14 is connected between an amplifier device 11 and a portable player 13. The amplifier device 11 sends/receives a plurality of types of first commands corresponding to a plurality of types of devices (e.g., CD players, MD recorders, tape recorders, etc.), and performs an operation based on a received first command. The portable player 13 sends/receives a second command, and performs an operation based on a received second command. The command conversion device 14 includes a selector for selecting a type of a first command, and a converter. When a first command of the type selected by the selector is received from the amplifier device 11, the converter converts the received first command into a second command, and sends the second command to the portable player 13.Type: GrantFiled: December 30, 2005Date of Patent: August 10, 2010Assignee: Onkyo CorporationInventors: Shogo Sugihara, Masahiro Suzuki, Koji Harada, Masahiro Kashiwai
-
Patent number: 7774526Abstract: A method for improving the speed and efficiency of transmitting data between two components in which the transmitted data is sent, at least partly, through a serial bus is shown. According to the method, the fields in the data frames being transmitted between the components are of a fixed length regardless of the amount of data that the receiving device can receive at one time. The data bits of the fixed-length frame correspond to the signals accepted as input by the receiving component.Type: GrantFiled: September 14, 2006Date of Patent: August 10, 2010Assignee: Integrated Device Technology, Inc.Inventors: Robert James, David Carr
-
Patent number: 7768306Abstract: A low to high voltage conversion output driver. The low to high voltage conversion output driver has an output coupled to a first fixed voltage via a load device and comprises a current source, a low voltage transistor, and a high voltage transistor. The current source has one end coupled to a second fixed voltage. The low voltage transistor has a first terminal coupled to the other end of the current source, a second terminal receiving a low voltage data signal, and a third terminal. The high voltage transistor has a first terminal coupled to the third terminal of the low voltage transistor, a second terminal coupled to a bias source, and a third terminal coupled to the output.Type: GrantFiled: September 20, 2006Date of Patent: August 3, 2010Assignee: Mediatek Inc.Inventor: Pao-Cheng Chiu
-
Patent number: 7769933Abstract: Bus communication for components of a system on a chip. In one aspect of the invention, a serializer for interfacing bus communications for a master in a bus system includes one or more shift registers that serialize information to send over a communication bus and deserialize information received from the communication bus. A mechanism provides parallel bus information from the master to the shift registers for serialization, where the mechanism provides deserialized information received from the shift registers to the master, and where the mechanism inserts one or more wait cycles in communication with the master during the serialization and deserialization.Type: GrantFiled: April 27, 2007Date of Patent: August 3, 2010Assignee: Atmel CorporationInventor: Rocendo Bracamontes Del Toro
-
Patent number: 7761632Abstract: Bus communication for components of a system on a chip. In one aspect of the invention, a serializer for interfacing bus communications for a slave in a bus system includes one or more shift registers that serialize information to send over a communication bus and deserialize information received from the communication bus. A mechanism provides parallel bus information from a bus matrix to the shift registers for serialization and communication to the slave, where the mechanism provides deserialized information received from the shift registers to a bus matrix. The mechanism inserts one or more wait cycles in communication with the matrix during the serialization and deserialization.Type: GrantFiled: April 27, 2007Date of Patent: July 20, 2010Assignee: Atmel CorporationInventor: Rocendo Bracamontes Del Toro
-
Patent number: 7757054Abstract: The invention discloses a memory control system and a method to read data from memory. The memory control system comprises a microprocessor, a serial storage device, a first buffer, a second buffer, a memory control unit, and a multiplexer. The memory control system and the method to read data from memory according to the invention utilize the characteristics that the microprocessor reads data from continuous addresses of a serial memory during most of the time. By reading in advance and temporarily storing the data that the microprocessor requests to read, increasing the reading memory speed can be achieved.Type: GrantFiled: December 13, 2007Date of Patent: July 13, 2010Assignee: Etron Technology, Inc.Inventors: Chien-Chou Chen, Chi-Chang Lu
-
Patent number: 7757022Abstract: Some interface signals are selected from among signals of a plurality of different parallel interfaces, then being multiplexed onto a serial connection. A transmitter of a signal transmission system includes an interface-signal selector IFS, and a transfer programmer TP for issuing a control signal to instruct the selection from among the parallel interfaces. The transfer programmer TP implements the multiplexing of the selected interface signals in such a manner that the specification of the parallel interfaces is satisfied. Also, the transfer programmer TP changes, as occasion requires, the control signal to instruct which interfaces to select. This change allows the interface signals to be multiplexed onto the serial connection while dynamically changing the interface signals to be multiplexed.Type: GrantFiled: August 4, 2004Date of Patent: July 13, 2010Assignee: Hitachi, Ltd.Inventors: Naoki Kato, Yasuhiko Sasaki
-
Patent number: 7746850Abstract: This invention discloses an interface card built in each single unit of a CTI system and connected to the Voice Processing Unit (VPU) of the single unit via local CT-BUS. On the transmitting side of an interface card, low-speed signals from the VPU in the single unit are multiplexed into a single high-speed signal and converted into LVDS signals. On the receiving side of the interface card, external high-speed LVDS signals are converted into low voltage TTL signals, demultiplexed into local CT-BUS compatible low-speed signals and sent to the VPU in the single unit. The invention also discloses a CTI system applying the interface card. The interface card and the CTI system applying the interface card feature low cost, simple and reliable connection, easy installation and operation, high reliability, large channel capacity and good expandability.Type: GrantFiled: June 30, 2006Date of Patent: June 29, 2010Assignee: Shenzhen Donjin Communication Tech Co., Ltd.Inventors: Yongkun Liao, Liangtian Wang
-
Publication number: 20100153598Abstract: The present invention is to provide a semiconductor device that can correctly switch endians on the outside even if the endian of a parallel interface is not recognized on the outside. The semiconductor device includes a switching circuit and a first register. The switching circuit switches between whether a parallel interface with the outside is to be used as a big endian or a little endian. A first register holds control data of the switching circuit. The switching circuit regards the parallel interface as the little endian when first predetermined control information, that is unchanged in the values of specific bit positions even if its high-order and low-order bit positions are transposed, is supplied to the first register, and regards the parallel interface as the big endian when second predetermined control information, that is unchanged in the values of specific bit positions even if its high-order and low-order bit positions are transposed, is supplied to the first register.Type: ApplicationFiled: February 19, 2010Publication date: June 17, 2010Inventors: Goro Sakamaki, Yuri Azuma
-
Patent number: 7728625Abstract: Various serial interface implementations and related methods are provided for establishing serial data links with programmable logic devices (PLDs). In one example, a PLD includes a plurality of programmable logic blocks adapted to be programmed to configure the PLD for its intended function. The PLD also includes a serial interface comprising a transmit port, a microcontroller, a transmit register, and transmit logic. The microcontroller is adapted to adjust pre-emphasis settings associated with the transmit port to tune a serial data link between the PLD and an external device. The transmit register is adapted to receive a data signal from the programmable logic blocks. The data signal comprises transmit data to be provided over the serial data link through the transmit port. The transmit logic is adapted to prepare a serial signal for transmission from the transmit port over the serial data link. The serial signal comprises the transmit data.Type: GrantFiled: December 11, 2007Date of Patent: June 1, 2010Assignee: Lattice Semiconductor CorporationInventors: Kenneth Nechamkin, Jonathan E. Rook
-
Patent number: 7725627Abstract: System and method for performing distributed input/output (I/O). A distributed I/O device (the device) coupled to a controller may read data from a serial port, may determine if the data are framed by time, and if so, may handle the data according to a time-based protocol. If the data are not framed by time, the device may determine if the data are framed by delimiters, and if so, may determine an appropriate delimiter-based protocol for the data from a plurality of delimiter-based protocols, and handle the data according to the appropriate delimiter-based protocol. This process may be repeated in an iterative manner to read a stream of data from the serial port. The device may include or be coupled to one or more I/O modules (e.g., for DAQ, motion control, etc.), which themselves may be coupled to a unit under test or other external device or phenomenon via additional devices.Type: GrantFiled: November 15, 2006Date of Patent: May 25, 2010Assignee: National Instruments CorporationInventors: Charles E. Crain, II, Tony Widjaja
-
Patent number: 7721006Abstract: A generic device controller unit system (10) includes a generic “true real time” peripheral device controller and a data and protocol communications interface that uses a common set of instructions from a meta-message set. The system (10) is generic, in that the system (10) is capable of connecting a processor (40) to any number of various peripheral devices (50), instead of being designed to interconnect a processor (40) only to a specific peripheral device (50). The system (10) interfaces between a standard non-true real time operating system and peripheral devices (50) in such a manner as to employ true real time peripheral device control using the meta-message set. The device controller of the system (10) allows a standard non-true real time operating system to send instructions from the meta-message set to implement true real time control of peripheral devices (50).Type: GrantFiled: September 30, 2004Date of Patent: May 18, 2010Assignee: Bally Gaming, Inc.Inventor: James Morrow
-
Patent number: 7721027Abstract: A physical layer device (PLD), comprising: a first serializer-deserializer (SERDES) device having a first parallel port; a second SERDES device having a second parallel port; a third SERDES device having a third parallel port; and a path selector being selectively configurable to provide either (i) a first signal path between the first and second parallel ports, or (ii) a second signal path between the first and third parallel ports.Type: GrantFiled: January 8, 2008Date of Patent: May 18, 2010Assignee: Broadcom CorporationInventor: Gary S. Huff
-
Patent number: 7721007Abstract: The present invention provides a method for transmitting a non-SCSI command via a SCSI command. A CDB for the SCSI command is provided. The CDB includes bytes byte—0, byte—1, byte—2, . . . , byte_n, in which byte—0 includes an opcode for the SCSI command. An opcode for the non-SCSI command is loaded into byte—1. When the non-SCSI command is not greater than a fixed number of bytes, the non-SCSI command is loaded into at least one byte of the CDB, which includes byte—2. Data associated with the non-SCSI command is transmitted via a data phase associated with the SCSI command.Type: GrantFiled: February 14, 2005Date of Patent: May 18, 2010Assignee: LSI CorporationInventors: Ragendra Mishra, Narasimhulu Kotte
-
Publication number: 20100121996Abstract: A method and system for configuring a network device is provided. In one implementation the method and system may include directing, via a multiplexer, a group of signals defined by a serial communication format from a primary serial configuration interface to a communication port in a CPU. A universal-serial-bus-to-serial (USB) signal may be detected at a USB interface and converted by a USB-to-serial converter circuit to the serial communication format and directed, via the same multiplexer, to the universal-asynchronous-receiver-transmitter instead of the serial signals from the primary serial configuration interface. A detection signal may be communicated from the USB-to-serial converter circuit to the multiplexer. Alternatively, the detection signal may be directed to the CPU, which may then communicate a selection signal to the multiplexer.Type: ApplicationFiled: November 12, 2008Publication date: May 13, 2010Inventors: Eric R. Schmidt, Dattatri Mattur
-
Publication number: 20100121997Abstract: A method for writing digital contents to a plurality of storage card by using a mina console comprises the following steps of: placing a storage card to a respective one of a plurality of card writing devices; writing digital contents to a storage card through a Hub by using a main console; a plurality of cards can be recorded by serially connection or parallel connection so as to increase the writing speed; and placing the storage cards into card readers; and whether the process of writing digital contents is successful being displayed. A system for the same is also included.Type: ApplicationFiled: March 16, 2007Publication date: May 13, 2010Inventor: Hui Lin
-
Patent number: 7711867Abstract: Consistent with one example embodiment, communications systems, using a serial data transfer bus having a serial data line and a clock line used to implement a communications protocol, incorporate programming of parallel slave devices concurrently using an I2C serial bus. At least two slave devices are coupled in parallel on the data transfer bus and configured to load serial data over the serial data line using the communications protocol. Each slave device includes a programmable configuration register configured to be programmed, using the communications protocol, to select one of a plurality of selectable slave device configurations. One of the selectable slave device configurations causes the at least two slave devices to load the serial data in parallel, and another of the selectable slave device configurations causes the at least two slave devices to be loaded one at a time.Type: GrantFiled: May 1, 2006Date of Patent: May 4, 2010Assignee: NXP B.V.Inventors: Amrita Deshpande, Alma Anderson, Jean-Marc Irazabal, Stephen Blozis, Paul Boogaards
-
Patent number: 7711888Abstract: Systems and methods are disclosed for detecting a first device on a first bus issuing a read request for an amount of data to a second device on a second bus. The systems and methods further include detecting a bridge requesting a first portion of the data from the second device on behalf of the first device in response to the bridge receiving the read request, where the bridge couples the first bus to the second bus. In addition, the systems and methods include triggering the bridge to request an additional portion of the data on behalf of the first device.Type: GrantFiled: December 29, 2007Date of Patent: May 4, 2010Assignee: Texas Instruments IncorporatedInventor: Roy D. Wojciechowski
-
Publication number: 20100100650Abstract: A computing module includes an interface to asynchronously, serially exchange parallel system bus data with one or more other modules of a computer system that includes the computing module. The computing module can asynchronously, serially transfer first parallel bus data to another module of the computer system, and can asynchronously, serially receive second parallel bus data from another module of the computer system.Type: ApplicationFiled: December 22, 2009Publication date: April 22, 2010Inventors: Frank W. Ahern, Desi Rhoden, Jeff Doss, Charles Mollo
-
Publication number: 20100100651Abstract: A multi-port SERDES transceiver includes multiple parallel and serial ports, and the flexibility to connect any one of the parallel or serial ports to another parallel or serial port. The ports include programmable pads that are capable of supporting multiple different data protocols, timing protocols, electrical specifications, and input-output functions. A management data IO pad also enables the transceiver to support different electrical requirements and data protocols at the same time. The substrate layout of the transceiver is configured so that the parallel ports and the serial ports are on the outer perimeter. A logic core is at the center, where the logic core operates the serial and parallel data ports, and the bus that connects the data ports. The bus can be described as a “ring” structure (or donut “structure”) around the logic core, and is configured between the logic core and the data ports.Type: ApplicationFiled: December 17, 2009Publication date: April 22, 2010Applicant: Broadcom CorporationInventors: Hoang T. Tran, Howard A. Baumer
-
Patent number: 7688106Abstract: High-speed serial interface (“HSSI”) transceiver circuitry (e.g., on a programmable logic device (“PLD”) integrated circuit) includes input buffer circuitry with adaptive equalization capability. The transceiver circuitry also includes an output driver, which may include pre-emphasis capability (preferably controllably settable). Selectively usable loop-back circuitry is provided for allowing the output signal of the input buffer to be applied substantially directly to the output driver. The loop-back circuitry may include a loop-back driver, which may be turned on substantially only when needed for loop-back operations.Type: GrantFiled: February 27, 2007Date of Patent: March 30, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Thungoc M. Tran, Simardeep Maangat, Wilson Wong
-
Patent number: 7685340Abstract: A method and system for a programmable input/output transceiver is disclosed. A circuit in accordance with the invention includes a programmable transceiver. The programmable transceiver is configured and/or controlled to support an interface standard. A system according to the present invention includes a programmable transceiver and a field-programmable gate array (FPGA) core coupled to program the programmable transceiver.Type: GrantFiled: June 24, 2008Date of Patent: March 23, 2010Assignee: XILINX, Inc.Inventor: Justin L. Gaither
-
Patent number: 7668989Abstract: A semiconductor device includes a first semiconductor chip, and a second semiconductor chip which includes a high-speed serial I/F circuit which transfers serial data between the high-speed serial I/F circuit and an external device through a serial bus and is stacked on the first semiconductor chip. A pad region in which pads (electrodes) for connecting the external device and the high-speed serial I/F circuit are disposed is provided along a first side of the second semiconductor chip which is the short side. A pad region in which pads for connecting an internal circuit included in the first semiconductor chip and the high-speed serial I/F circuit are disposed is provided along a second side of the second semiconductor chip which is the long side.Type: GrantFiled: July 11, 2006Date of Patent: February 23, 2010Assignee: Seiko Epson CorporationInventors: Mihiro Nonoyama, Masataka Kazuno
-
Patent number: 7664888Abstract: A multi-port SERDES transceiver includes multiple parallel and serial ports, and the flexibility to connect any one of the parallel or serial ports to another parallel or serial port. The ports include programmable pads that are capable of supporting multiple different data protocols, timing protocols, electrical specifications, and input-output functions. A management data IO pad also enables the transceiver to support different electrical requirements and data protocols at the same time. The substrate layout of the transceiver is configured so that the parallel ports and the serial ports are on the outer perimeter. A logic core is at the center, where the logic core operates the serial and parallel data ports, and the bus that connects the data ports. The bus can be described as a “ring” structure (or donut “structure”) around the logic core, and is configured between the logic core and the data ports.Type: GrantFiled: October 29, 2003Date of Patent: February 16, 2010Assignee: Broadcom CorporationInventors: Hoang T Tran, Howard A Baumer
-
Patent number: 7664895Abstract: A semiconductor device includes a first semiconductor chip and a second semiconductor chip stacked on the first semiconductor chip. The second semiconductor chip includes a high-speed serial I/F circuit which transfers serial data between the high-speed serial I/F circuit and an external device through a serial bus, and transfers parallel data between the high-speed serial I/F circuit and an internal circuit included in the first semiconductor chip. A physical layer circuit of the high-speed serial I/F circuit is disposed on a first side of the second semiconductor chip which is the short side, and a logic circuit is disposed on a third side opposite to the first side.Type: GrantFiled: July 11, 2006Date of Patent: February 16, 2010Assignee: Seiko Epson CorporationInventors: Mihiro Nonoyama, Masataka Kazuno
-
Patent number: 7657676Abstract: Some interface signals are selected from among signals of a plurality of different parallel interfaces, then being multiplexed onto a serial connection. A transmitter of a signal transmission system includes an interface-signal selector IFS, and a transfer programmer TP for issuing a control signal to instruct the selection from among the parallel interfaces. The transfer programmer TP implements the multiplexing of the selected interface signals in such a manner that the specification of the parallel interfaces is satisfied. Also, the transfer programmer TP changes, as occasion requires, the control signal to instruct which interfaces to select. This change allows the interface signals to be multiplexed onto the serial connection while dynamically changing the interface signals to be multiplexed.Type: GrantFiled: March 6, 2007Date of Patent: February 2, 2010Assignee: Hitachi, Ltd.Inventors: Naoki Kato, Yasuhiko Sasaki
-
Publication number: 20100023660Abstract: A keyboard-video-mouse (KVM) system is disclosed. The KVM system comprises a module, a KVM switch and a signal cable. The module transmits a single-ended video signal from a computer, converts a universal asynchronous receiver/transmitter (UART) signal to an input/output (IO) signal, and transmits the IO signal to the computer. The KVM switch receives the single-ended video signal from the module and outputs the UART signal to the module. The signal cable transmits the single-ended video signal from the module to the KVM switch and transmits the UART signal from the KVM switch to the first module.Type: ApplicationFiled: July 25, 2008Publication date: January 28, 2010Applicant: ATEN INTERNATIONAL CO., LTD.Inventor: Yi-Li LIU
-
Publication number: 20090313404Abstract: An apparatus for accessing a conditional access device, which utilizes an external communication interface for information transaction, is disclosed. The apparatus includes a host and an interface module. The host is utilized for receiving or transmitting information according to a specific communication interface. The interface module is coupled to the host and utilized for bridging the specific communication interface and the external communication interface. Another apparatus for accessing a conditional access device having a CPU interface/inband interface is disclosed. The apparatus includes a flash interface/serial interface and a data processing circuit. The data processing circuit is coupled to the flash interface/serial interface and utilized for receiving information outputted from the CPU interface/inband interface through the flash interface/serial interface or transmitting information to the CPU interface/inband interface through the flash interface/serial interface.Type: ApplicationFiled: June 16, 2008Publication date: December 17, 2009Inventor: Meng-Nan Tsou
-
Patent number: 7634607Abstract: A data transfer control device including: a link controller which analyzes a received packet transferred from a host-side data transfer control device through a serial bus; an interface circuit which generates an interface signal and outputs the generated interface signal to an interface bus; and an internal register in which is set timing information for specifying a timing at which a signal level of the interface signal output from the interface circuit changes. The interface circuit generates the interface signal, a signal level of which changes at a timing according to the timing information set in the internal register.Type: GrantFiled: September 27, 2007Date of Patent: December 15, 2009Assignee: Seiko Epson CorporationInventor: Hiroyasu Honda
-
Publication number: 20090307397Abstract: A mobile communication terminal system includes a serial interface port, a multimedia output/input module, a multimedia processor, a frequency-signal output/input module, and a baseband processor. The serial interface port is coupled to a computer system via a serial interface. The multimedia output/input module provides a first input signal. The multimedia processor processes the first input signal to generate a first serial interface signal. The frequency-signal output/input module provides a second input signal. The baseband processor processes the second input signal to generate a second serial interface signal to the multimedia processor.Type: ApplicationFiled: June 5, 2009Publication date: December 10, 2009Applicant: Alpha Imaging Technology Corp.Inventors: Ming-Jun Hsiao, Han-Min Cheng, Chih-Chan Yen
-
Publication number: 20090300243Abstract: A transmitting and conversion apparatus for universal serial bus (USB) to high definition multimedia interface (HDMI), comprises main body, at one end of the main body, there is a USB connection port, while there is a HDMI output port at the another end; in the main body, there is a USB interface, a USB Hub circuit, a USB to 12/24-bit RGB format output circuit, a USB audio signal conversion circuit, a HDMI conversion circuit and a micro-computer unit (MCU). By using the subject apparatus, the USB connection port can be connected to the interface port of a computer main frame, the computer main frame then outputs a USB packet video signal sequentially via USB Hub circuit, USB to 12/24-bit RGB format output circuit, USB audio signal conversion circuit, HDMI conversion circuit and convert the signal into signal of HDMI format, and finally, the signal of HDMI format is outputted via a HDMI output port for displaying.Type: ApplicationFiled: October 28, 2008Publication date: December 3, 2009Applicant: Grandtec Electronic CorporationInventor: Cheng-Min Chao
-
Patent number: 7620754Abstract: A carrier module is physically compatible with a XENPAK/X2 10 GE slot and includes a socket for accepting a non-XENPAK/X2 module and interface circuitry for providing appropriate signals to a XENPAK/X2 70-pin connector on an interior side of the carrier module. The carrier module includes a cookie, accessible by host software, identifying the type of carrier module and non-XENPAK/X2 module accepted by the carrier card.Type: GrantFiled: March 25, 2005Date of Patent: November 17, 2009Assignee: Cisco Technology, Inc.Inventors: Alan Yee, Eric Wiles, James P. Rivers, Sandeep Arvind Patel, William F. Edwards, Jr., Jeffrey Provost
-
Patent number: 7620762Abstract: A data transfer control device includes: a link controller which analyzes a packet received from a host-side data transfer control device through a serial bus; and an interface circuit which generates interface signals and outputs the generated interface signals to an interface bus. A packet transferred from the host-side data transfer control device through the serial bus includes a synchronization signal code field for setting a synchronization signal code. The interface circuit generates synchronization signals FPFRAME and FPLINE included in the interface signals based on the synchronization signal code set in the packet.Type: GrantFiled: November 2, 2007Date of Patent: November 17, 2009Assignee: Seiko Epson CorporationInventor: Hiroyasu Honda
-
Patent number: 7617339Abstract: A serial interface circuit includes a first circuit disposed in the core portion and connected to the CPU, and a second circuit disposed in the peripheral circuit and connected to the peripheral registers and the first circuit; the first circuit including mirror registers, shift registers, in the write operation, serially outputting write data to the second circuit, and in the read operation, serially receiving read data supplied from the second circuit, and a first control block, in the read operation, generating a timing signal for writing the read data held in the shift registers into the corresponding mirror registers; the second circuit including shift registers and a second control block generating a second timing signal for either writing the write data held in the second shift register into the corresponding peripheral register or outputting data held in the peripheral register to the second shift register.Type: GrantFiled: March 17, 2006Date of Patent: November 10, 2009Assignee: Oki Semiconductor Co., Ltd.Inventors: Masayuki Hirasawa, Mitsuhiro Watanabe
-
Patent number: 7617347Abstract: A data transfer control device including: a link controller which analyzes a packet received through a serial bus and generates a packet to be transmitted through the serial bus; an interface circuit which performs interface processing between the data transfer control device and a display driver connected to the data transfer control device through an interface bus; and a signal detection circuit which detects a vertical synchronization signal VCIN used for indicating a non-display period of a display panel and outputs a detection signal VDET. When the link controller has received a read request packet which requests reading of status of the VCIN, the link controller waits for the VDET to be output, and performs processing of transmitting a response packet through the serial bus on condition that the VDET has been output.Type: GrantFiled: March 20, 2006Date of Patent: November 10, 2009Assignee: Seiko Epson CorporationInventor: Hiroyasu Honda
-
Patent number: 7610416Abstract: Systems and methods for controlling the rise and fall times of USB signals for USB devices and peripherals are provided. The rise and fall times of USB peripherals can be controlled, or changed, in order to match the electrical characteristics of the USB peripheral to a USB host. By sweeping through a range of rise and fall times, and testing the reliability of USB output, optimal rise and fall times for the characteristics of a USB peripheral can quickly be determined. In one embodiment, the controllability of the rise and fall times is provided in firmware that changes at least one characteristic of the USB peripheral that affects the amount of current flowing during USB signaling.Type: GrantFiled: April 13, 2005Date of Patent: October 27, 2009Assignee: Microsoft CorporationInventors: Richard S. Lum, Wei Guo
-
Patent number: 7610419Abstract: An image data serial signal output from the parallel-serial converting circuit 21 is converted into a differential amplitude signal by the LVDS transmitter 22 in such a manner that the amplitude of the differential voltage of the image data parallel signal varies depending on the value of the synchronization code serial signal. Accordingly, the signal values of the synchronization code serial signal and the image data serial signal are simultaneously transmitted. On the reception side, the differential amplitude signal in which the amplitude of the differential voltage of the image data serial signal varies depending on the value of the synchronization code serial signal is received by the LVDS receiver 31. The signal values of the synchronization code serial signal and the image data serial signal are separated and output based on a predetermined comparison processing.Type: GrantFiled: July 5, 2005Date of Patent: October 27, 2009Assignee: Sharp Kabushiki KaishaInventors: Takumi Hashimoto, Kunihiro Katayama, Yoshiaki Nakade, Yasuki Kawasaka, Masayuki Shinagawa
-
Publication number: 20090265490Abstract: A high-speed video serializer has an X bit parallel input bus and a Y bit parallel output bus, where X and Y are multiples of one another (e.g., 2). A multiplexer is connected between the input bus and the output bus and is operated such that a frequency of the signals on the output bus is a multiple of the frequency of the signals on the input bus. A circuit provides a clock signal substantially in sync with the signals on the output bus. A high speed video deserializer is also disclosed as are methods of operating the serializer and deserializer.Type: ApplicationFiled: April 2, 2009Publication date: October 22, 2009Inventors: Tarun Setya, Cristian Samoila, Poupak Khodabandeh
-
Publication number: 20090259781Abstract: Methods, algorithms, circuits, and/or systems for serializing parallel data are disclosed. In one embodiment, a serializer can include a first stage configured to convert m-bit-wide parallel data into n-bit-wide parallel data, where n is 2x, m?2x+y, x is an integer of at least 1, and y is an integer of at least 1, where the first stage includes a memory unit configured to store the m-bit-wide parallel in response to a timing signal and a first multiplexer configured to output the n-bit-wide parallel data in response to a frequency-multiplied derivative of the timing signal, and a current mode logic (CML) multiplexer stage configured to convert the n-bit-wide parallel data into serial data on successive transitions of n phase-shifted versions of the frequency-multiplied derivative of the timing signal.Type: ApplicationFiled: April 14, 2008Publication date: October 15, 2009Inventor: Muralikumar A. Padaparambil