Arithmetic Operation Instruction Processing Patents (Class 712/221)
-
Publication number: 20090119491Abstract: A data processing device comprises a state manager for determining a logic number of configurational information to be used in a next state, the logic number representing information on a mutual relationship between items of configurational information included in an object code, based on a present operational state, a group of candidates for a state to transit to next, and an event signal issued from arithmetic units, a configuration number converter for outputting a real number corresponding to the logic number determined by the state manager, the configuration number converter having conversion information for converting the logic number into a real number representing a location where the corresponding configurational information is actually stored, and a configurational information storage for storing the configurational information and indicating configurational information corresponding to the real number output from the configuration number converter, to the arithmetic units and an interconnector.Type: ApplicationFiled: March 22, 2007Publication date: May 7, 2009Applicant: NEC CORPORATIONInventors: Kengo Nishino, Nobuki Kajihara, Takeshi Inuo
-
Publication number: 20090113185Abstract: A programmable processor and method for improving the performance of processors by expanding at least two source operands, or a source and a result operand, to a width greater than the width of either the general purpose register or the data path width. The present invention provides operands which are substantially larger than the data path width of the processor by using the contents of a general purpose register to specify a memory address at which a plurality of data path widths of data can be read or written, as well as the size and shape of the operand. In addition, several instructions and apparatus for implementing these instructions are described which obtain performance advantages if the operands are not limited to the width and accessible number of general purpose registers.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: MicroUnity Systems Engineering, Inc.Inventors: Craig Hansen, John Moussouris, Alexia Massalin
-
Patent number: 7525457Abstract: A computer implemented method converts a data set of a first type to a data set type of a second type. The method includes casting up a first data set of a first type to a prescribed data set type that is large enough to encompass a data set of a second type. The method then includes casting down the casted up first data set from the prescribed data set type to the second data set of the second data set type.Type: GrantFiled: January 12, 2007Date of Patent: April 28, 2009Assignee: Star Bridge Systems, Inc.Inventor: Kent L. Gilson
-
Patent number: 7523261Abstract: A method for changing a succession of instruction words including providing a set of machine words, each machine word being associated with an address from a set of addresses, providing a succession of instruction words having address information, the succession of instruction words prescribing a sequence of machine words which are intended to be processed by an arithmetic and logic unit which is coupled to a buffer store, altering the association between at least a portion of the set of machine words and at least a portion of the set of addresses, changing the address information in the succession of instruction words based on the alteration of the association, storing the changed succession of instruction words in a memory, and storing the set of machine words in the memory, so that it is possible to access the machine words using the associated addresses.Type: GrantFiled: November 6, 2006Date of Patent: April 21, 2009Assignee: Infineon Technologies AGInventors: Josef Haid, Michael Smola, Dietmar Scheiblhofer
-
Publication number: 20090100251Abstract: A method for performing parallel processing of at least two bins in an arithmetic coded bin stream includes: utilizing a current range to calculate a range for a first bin in the bin stream; simultaneously utilizing the current range to forward predict a plurality of possible ranges and low values for a second bin in the bin stream when the first bin is an MPS; when the range for the first bin is calculated, utilizing the calculated range to select a resultant range from the plurality of possible ranges and low values for the second bin.Type: ApplicationFiled: October 16, 2007Publication date: April 16, 2009Inventors: Pei-Wei Hsu, Chih-Hui Kuo
-
Publication number: 20090083524Abstract: A data processing circuit contains an instruction execution circuit (12b) that has an instruction set that comprises a SIMD instruction. The instruction execution circuit comprises a plurality of arithmetic circuits (26a-d), arranged to perform N respective identical operations in parallel in response to the SIMD instruction. The SIMD instruction defines selects a first one and a second one of the registers. The SIMD instruction defines a first and second series of N respective SIMD instruction operands of the SIMD instruction from the addressed registers. Each arithmetic circuit (26a,b) receives a respective first operand and a respective second operand from the first and second series respectively, when executing the SIMD instruction. The instruction execution circuit (12b) is arranged for selecting the first and second series so that they partially overlap. Preferably, the position of the operands of at least one the series is under program control, preferably under control of operand data.Type: ApplicationFiled: November 2, 2005Publication date: March 26, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventor: Antonius A.M. Van Wel
-
Publication number: 20090077353Abstract: A programming language type system includes, in a memory, a set of numeric type including integer types, fixed-point types and floating-point types, a set of type propagation rules to automatically determine result types of any combination of integer types, fixed-point types and floating-point types, constant annotations to explicitly specify a result type of a literal constant, context-sensitive constants whose type is determined from a context of a constant according to the set of type propagation rules, an assignment operator to explicitly specify a type of a value or computation, and operator annotations to explicitly specify a result type of a computation.Type: ApplicationFiled: November 26, 2008Publication date: March 19, 2009Applicant: The MathWorks, Inc.Inventor: CHARLES J. DEVANE
-
Patent number: 7502029Abstract: An instruction folding mechanism, a method for performing the instruction folding mechanism and a pixel processing system employing the instruction folding mechanism are described. The pixel processing system comprises an instruction folding mechanism and a pixel shader. The instruction folding mechanism folds a plurality of first instructions in a first program to generate a second program having at least one second instruction which is a combination of the first instructions. The pixel shader connected to the instruction folding mechanism fetches the second program to decode at least the second instruction having the combination of the first instructions to execute the second program. The instruction folding mechanism comprises an instruction scheduler, a folding rule checker, and an instruction combiner. The instruction scheduler connected to the folding rule checker is used to scan the first instructions according to static positions in order to schedule the first instructions in the first program.Type: GrantFiled: January 17, 2006Date of Patent: March 10, 2009Assignee: Silicon Integrated Systems Corp.Inventor: R-ming Hsu
-
Publication number: 20090063827Abstract: A parallel processor includes a fetch unit configured to hold a processor instruction having a composite arithmetic instruction with repeat designation and a sync instruction, a decoder unit configured to decode the processor instruction, a plurality of pipeline arithmetic units configured to execute arithmetic operations parallel on the basis of the composite arithmetic instruction, pipeline connection between the pipeline arithmetic units being controlled in accordance with the sync instruction, and a sync control unit equipped between the fetch unit and the decoder unit, and configured to control an execution start timing of the pipeline connection between the pipeline arithmetic units in accordance with the sync instruction.Type: ApplicationFiled: August 25, 2008Publication date: March 5, 2009Inventor: Shunichi ISHIWATA
-
Patent number: 7496736Abstract: An innovative approach for constructing optimum, high-performance, efficient DSP systems may include a system organization to match compute execution and data availability rate and to organize DSP operations as loop iterations such that there is maximal reuse of data between multiple consecutive iterations. Independent set up and preparation of data before it is required through suitable mechanisms such as data pre-fetching may be used. This technique may be useful and important for devices that require cost-effective, high-performance, power consumption efficient VLSI IC.Type: GrantFiled: August 3, 2005Date of Patent: February 24, 2009Inventor: Siamack Haghighi
-
Publication number: 20090049282Abstract: A method of performing data and pointer compression includes, in a buffer which is formed between a processor and a level one cache and stores plural tags and full-word values associated with the tags, when the buffer is presented with an address, breaking the address into a line number which indexes a set of the full-word values, and a tag which is used as a key to determine whether a value in the set of full-word values includes a value associated with the presented address, if a tag in the presented address matches a tag in the buffer, returning a full-word value in the buffer which is associated with the tag, and storing the returned full-word value in a destination register of an instruction which originated the presented address, and if a tag in the presented address does not match a tag in the buffer, generating a fault and branching control to a pre-defined handler.Type: ApplicationFiled: October 22, 2008Publication date: February 19, 2009Applicant: International Business Machines CorporationInventors: David F. Bacon, Perry Cheng, David Paul Grove
-
Publication number: 20090049276Abstract: Sourcing immediate values from a very long instruction word includes determining if a VLIW sub-instruction expansion condition exists. If the sub-instruction expansion condition exists, operation of a portion of a first arithmetic logic unit component is minimized. In addition, a part of a second arithmetic logic unit component is expanded by utilizing a block of a very long instruction word, which is normally utilized by the first arithmetic logic unit component, for the second arithmetic logic unit component if the sub-instruction expansion condition exists.Type: ApplicationFiled: August 15, 2007Publication date: February 19, 2009Inventors: Tyson J. Bergland, Craig M. Okruhlica, Michael J.M. Toksvig, Justin M. Mahan, Edward A. Hutchins
-
Publication number: 20090024866Abstract: A digital VLSI circuit is provided with functions in which the number of switching operations to supply electric power to each arithmetic operation unit is reduced in a restricted period of time while electric power supply is controlled for each arithmetic operation unit, so that low power consumption can be achieved in real pipe-line arithmetic operation.Type: ApplicationFiled: February 5, 2007Publication date: January 22, 2009Inventors: Masahiko Yoshimoto, Kentaro Kawakami
-
Publication number: 20090019268Abstract: The processor includes: a plurality of functional bocks that are respectively synchronized and operates to perform a process according to a control signal; a connection unit that is changeable to a smaller bandwidth than a bandwidth of inputs/outputs of the respective functional blocks and is connected between the respective functional blocks; a first data converter that switches a bandwidth of the connection unit; a second data converter that switches a data transmission rate of input/output data of the respective functional blocks; and a controller that controls the first data converter and the second data converter.Type: ApplicationFiled: March 21, 2008Publication date: January 15, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidenori Matsuzaki, Manabu Mukai
-
Patent number: 7475229Abstract: In general, in one aspect, the disclosure describes a processing unit that includes a memory, an arithmetic logic unit, and control logic having access to program instructions of a control store. The control logic includes logic to access multiple sets of variables, variables in the different sets of variables being identically referenced by instructions, associate a one of the sets of variables as the current set of variables to be used in instructions that are executed by the arithmetic logic unit, change the set of variables associated with the current set of variables in response to a procedure call or exit, and alter the value of a variable of a set of the variables other than the set of variables associated with the current set of variables in response to an instruction.Type: GrantFiled: February 14, 2006Date of Patent: January 6, 2009Assignee: Intel CorporationInventors: Wajdi K. Feghali, William C. Hasenplaugh, Gilbert M. Wolrich, Daniel F. Cutter, Vinodh Gopal, Gunnar Gaubatz
-
Publication number: 20090006821Abstract: An HW arithmetic unit executes a predetermined arithmetic operation. An arithmetic-mode determining unit determines, based on an attribute or a content of data relating to processing that has requested the arithmetic operation, either a synchronous mode that executes the processing after waiting for completion of the arithmetic operation by an arithmetic circuit or an asynchronous mode that executes the processing without waiting for completion of the arithmetic operation by the arithmetic circuit, as an execution mode of the arithmetic operation. An arithmetic-process control unit controls the arithmetic operation by the arithmetic circuit according to the determined execution mode.Type: ApplicationFiled: June 27, 2008Publication date: January 1, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Keisuke Mera, Takeshi Ishihara, Yasuhiro Fukuju
-
Publication number: 20090006822Abstract: A method device and a method. The method includes fetching an instruction, decoding an instruction that includes an instruction type field, a first variable field, a second variable field, a result field and a constant field; selecting an operation out of addition operation, a subtraction operation and another type of operation, in response to the content of the instruction type field; determining, in response to the value of the constant field, whether the result of the selected operation is responsive to the first and second variables or is responsive to the first variable, the second variable and the constant; and executing the selected operation, during a single instruction execution cycle, to provide the result.Type: ApplicationFiled: January 27, 2006Publication date: January 1, 2009Applicant: Freescale Semiconductor , Inc.Inventors: Evgeni Ginzburg, Adi Kazt
-
Publication number: 20080320285Abstract: A distributed digital signal processor (DSP) includes instruction memory, data memory, a multiply-accumulate module, an instruction MMW transceiver, a data MMW transceiver, and a multiply-accumulate transceiver. The multiply-accumulate module performs a function upon first and second data elements in accordance with a command of an instruction. The instruction MMW transceiver transmits a MMW instruction signal that includes at least a portion of the instruction. The data MMW transceiver transmits a MMW data signal in response to receiving the MMW instruction signal, wherein the MMW data signal includes the first and second data elements. The multiply-accumulate MMW transceiver recovers the first and second data elements from the MMW data signal and recovers a command corresponding to the function from the MMW instruction signal.Type: ApplicationFiled: August 30, 2008Publication date: December 25, 2008Applicant: BROADCOM CORPORATIONInventors: Ahmadreza (Reza) Rofougaran, Timothy W. Markison
-
Publication number: 20080307205Abstract: A method and apparatus perform many different types of algorithms that utilizes a calculation unit capable of utilizing the same multipliers for different algorithms. The calculation unit preferably includes a processor that has a plural number of arithmetic logic unit circuits that are configured to process data in parallel to provide processed data outputs and an adder tree configured to add the processed data outputs from the arithmetic logic circuits. A shift register that has more parallel data outputs then the processor's inputs is controlled to selectively output data from the parallel outputs to the data inputs of the processor. A communication device preferably includes the calculation unit to facilitate processing of wireless communication signals.Type: ApplicationFiled: August 20, 2008Publication date: December 11, 2008Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventors: Ryan Samuel Buchert, Chayil S. Timmerman, Stephan Shane Supplee
-
Patent number: 7464251Abstract: A method and an apparatus for configuring arbitrary sized data paths comprising multiple context processing elements (MCPEs) are provided. Multiple MCPEs may be chained to form wider-word data paths of arbitrary widths, wherein a first ALU serves as the most significant byte (MSB) of the data path while a second ALU serves as the least significant byte (LSB) of the data path. The ALUs of the data path are coupled using a left-going, or forward, carry chain for transmitting at least one carry bit from the LSB ALU to the MSB ALU. The MSB ALU comprises configurable logic for generating at least one signal in response to a carry bit received over the left-going carry chain, the at least one signal comprising a saturation signal and a saturation value. The MCPEs of the data path use configurable logic to manipulate a resident bit sequence in response to the saturation signal transmitted thereby reconfiguring, or changing the operation of, the data path in response to the saturation signal.Type: GrantFiled: February 27, 2003Date of Patent: December 9, 2008Assignee: Broadcom CorporationInventor: Ethan A. Mirsky
-
Publication number: 20080301414Abstract: Efficient computation of complex multiplication results and very efficient fast Fourier transforms (FFTs) are provided. A parallel array VLIW digital signal processor is employed along with specialized complex multiplication instructions and communication operations between the processing elements which are overlapped with computation to provide very high performance operation. Successive iterations of a loop of tightly packed VLIWs are used allowing the complex multiplication pipeline hardware to be efficiently used. In addition, efficient techniques for supporting combined multiply accumulate operations are described.Type: ApplicationFiled: August 7, 2008Publication date: December 4, 2008Applicant: Altera CorporationInventors: Nikos P. Pitsianis, Gerald G. Pechanek, Ricardo E. Rodriguez
-
Publication number: 20080301411Abstract: A method of operating an arithmetic logic unit (ALU) by inverting a result of an operation to be executed during a current cycle in response to control signals from instruction decode logic which indicate that a later operation will require a complement of the result, wherein the result is inverted during the current cycle. The later operation may be a subtraction operation that immediately follows the first operation. The later instruction is decoded prior to the current cycle to control the inversion in the ALU. The ALU includes an adder, a rotator, and a data manipulation unit which invert the result during the current cycle in response to an invert control signal. The second operation subtracts the result during a subsequent cycle in which a carry control signal to the adder is enabled, and the rotator and the data manipulation unit are disabled. The ALU may be used in an execution unit of a microprocessor, such as a fixed-point unit.Type: ApplicationFiled: August 12, 2008Publication date: December 4, 2008Inventors: Brian William Curran, Ashutosh Goyal, Michael Thomas Vaden, David Allan Webber
-
Publication number: 20080294878Abstract: When an error is detected in an error detecting unit in a processor system, the error detecting unit outputs an error signal to an interrupt control unit, and the interrupt control unit outputs a value of an error address register and a control signal to a program counter control unit and rewrites a value of a program counter to a value of an error address register. By this means, the branching process by an error interrupt is realized. In this case, when the error is detected, the process of saving the value of the program counter at the time of error occurrence is not performed, and a specific save register and a control circuit for the recovery to the address at the time of the error occurrence after the end of the error processing are not provided.Type: ApplicationFiled: April 11, 2008Publication date: November 27, 2008Inventors: Takafumi YUASA, Hiroaki Nakata, Koji Hosogi, Masakazu Ehama, Fumitaka Izuhara, Kazushi Akie
-
Patent number: 7457940Abstract: A system and method for managing data includes executing a set of instructions which are used for operating on compressed data and another set of instructions (e.g., different instructions) which are used for operating on uncompressed data.Type: GrantFiled: November 16, 2004Date of Patent: November 25, 2008Assignee: International Business Machines CorporationInventors: David Francis Bacon, Perry Cheng, David Paul Grove
-
Publication number: 20080288755Abstract: A system includes a plurality of datapaths, each having structural arithmetic elements to perform various arithmetic operations based, at least in part, on configuration data. The system also includes a configuration memory coupled to the datapaths, the configuration memory to provide the configuration data to the datapaths, which causes the datapaths to collaborate when performing the arithmetic operations.Type: ApplicationFiled: April 16, 2008Publication date: November 20, 2008Applicant: Cypress Semiconductor CorporationInventors: Warren Synder, Bert Sullam
-
Patent number: 7454594Abstract: A processor and its arithmetic instruction processing method and arithmetic operation control method are disclosed that add a new operand designation option to SIMD arithmetic instructions and permit software pipelining between arithmetic operations performed in parallel by a SIMD arithmetic unit. A selector for adding an operation for interchanging multiple outputs of a SIMD arithmetic unit is added to a data path. A register file is divided in accordance with the output bit fields of the SIMD arithmetic unit. A means of specifying multiple registers as a SIMD instruction's output operand is added. Therefore, part of the output results of arithmetic operations performed in parallel by the SIMD arithmetic unit can be stored in a register providing the input for another arithmetic operation. Software pipelining is rendered achievable in this manner.Type: GrantFiled: December 17, 2002Date of Patent: November 18, 2008Assignee: Renesas Technology Corp.Inventor: Yuki Kondoh
-
Publication number: 20080282070Abstract: A general-purpose register file including a plurality of general-purpose registers stores parallel arithmetic data. A plurality of pattern registers store a plurality of items of pattern data indicating the rearrangement of data in bytes, in half words, in words, or in a combination of these units. A data select circuit selects one of the items of pattern data stored in the plurality of pattern registers according to specifying data included in an instruction. A rearranging circuit rearranges parallel arithmetic data according to the item of pattern data selected by the data select circuit.Type: ApplicationFiled: October 24, 2007Publication date: November 13, 2008Inventor: Masato Uchiyama
-
Patent number: 7447871Abstract: A data processing apparatus 2 is provided which is responsive to data access instructions to perform data access operations. These data access instructions have a first form utilizing a 12-bit offset field but with a fixed addressing mode and a second form utilizing a shorter 8-bit offset field but with an addressing mode specified within a manipulation mode control field of the data access instruction.Type: GrantFiled: February 7, 2007Date of Patent: November 4, 2008Assignee: ARM LimitedInventors: David James Seal, Vladimir Vasekin
-
Publication number: 20080270767Abstract: According to one embodiment, an information processing apparatus includes a first processor which has a first instruction set, a second processor which has a second instruction set, a storage unit which stores a program including a first program module which is described by using the second instruction set and causes the second processor to execute a first process including the arithmetic process, and a second program module which is described by using the first instruction set and causes the first processor to execute a process which is the same as the first process, and a control unit which switches a mode for executing the program between a first mode in which the first program module is assigned to the second processor and a second mode in which the second program module is assigned to the first processor.Type: ApplicationFiled: April 7, 2008Publication date: October 30, 2008Applicant: Kabushiki Kaisha ToshibaInventors: Hajime Sonobe, Gen Watanabe, Tsuyoshi Nishida, Kazuyoshi Kuwahara
-
Publication number: 20080270768Abstract: Methods and apparatus for calculating Single-Instruction-Multiple-Data (SIMD) complex arithmetic. A coprocessor instruction has a format identifying a multiply and subtract instruction to generate real components for complex multiplication of first operand complex data and corresponding second operand complex data, a cross multiply and add instruction to generate imaginary components for complex multiplication of the first operand complex data and the corresponding second operand complex data, an add-subtract instruction to add real components of the first operand to imaginary components of the second operand and to subtract real components of the second operand from imaginary components of the first operand, and a subtract-add instruction to subtract the real components of the second operand from the imaginary components of the first operand and to add the real components of the first operand to the imaginary components of the second operand.Type: ApplicationFiled: May 30, 2008Publication date: October 30, 2008Applicant: Marvell International Ltd.,Inventors: Molnul H. Khan, Nigel C. Paver, Bradley C. Aldrich
-
Publication number: 20080263334Abstract: An apparatus includes a configuration memory coupled to one or more structural arithmetic elements, the configuration memory to store values that cause the structural arithmetic elements to perform various functions. The apparatus also includes a system controller to dynamically load the configuration memory with values, and to prompt the structural arithmetic elements to perform functions according to the values stored by the configuration memory.Type: ApplicationFiled: December 31, 2007Publication date: October 23, 2008Applicant: Cypress Semiconductor Corp.Inventors: Warren Synder, Bert Sullam
-
Patent number: 7441106Abstract: Method and apparatus for performing distributed processing in a multi-processing unit environment. A first processing unit modifies a complex operation to provide an operational request packet comprising a corresponding simplex operation and remainder. The packet is communicated to a second processing unit which processes the packet to arrive at a result for the complex operation, preferably by arriving at a result for the simplex operation and combining this result with the remainder. In this way, inter-processor operations can be efficiently encoded and distributed to meet the requirements of a given architecture. Preferably, the first processing unit determines the remainder by separately arriving at the result for the complex operation. The complex operation is preferably characterized as a mathematical operation on a non-power of two operand (e.g., 30), and the simplex operation is characterized as a mathematical operation on a power of two operand (e.g., 32).Type: GrantFiled: July 2, 2004Date of Patent: October 21, 2008Assignee: Seagate Technology LLCInventors: Randy L. Roberson, Tarun Thakur, Justus Joseph Pendleton
-
Patent number: 7434898Abstract: A computer system that makes it difficult to analyze the content of a calculation. In the computer system, a power operation unit performs the following operations using the input data “a” and “b”: ga=ga mod n, gb=gb mod n. Next, in the computer system, a multiplication unit performs the following calculation using ga and gb: gab=ga×gb mod n. Next, in the computer system, a discrete logarithm calculation unit calculates ci mod pi?1 to satisfy gab=gci mod pi (i=1, 2, 3, . . . , k). Next, in the computer system, a CRT unit calculates “c” to satisfy ci=c mod pi?1 (i=1, 2, 3, . . . , k) using the Chinese remainder theorem CRT.Type: GrantFiled: March 22, 2005Date of Patent: October 14, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yuichi Futa, Masami Yamamichi, legal representative, Satomi Yamamichi, legal representative, Keiko Yamamichi, legal representative, Motoji Ohmori, Hiroyuki Shizuya, Masahiro Mambo, Masato Yamamichi
-
Patent number: 7434034Abstract: The result of eight find_min_16 of lookup-min_16, find_max_l6x, lookup_max_16 instructions may be stored in memory storage units of operand storage 24, using SIMD at addressing techniques detailed in U.S. patent application Ser. No. 10/929,992, filed Aug. 30, 2004 and entitled SIMD PROCESSOR AND ADDRESSING METHOD.Type: GrantFiled: September 13, 2004Date of Patent: October 7, 2008Assignee: ATI Technologies Inc.Inventors: Richard J. Selvaggi, Larry A. Pearlstein
-
Publication number: 20080244240Abstract: A semiconductor device includes a first arithmetic engine which executes a first arithmetic process in every cycle and outputs first data representing the result of the first arithmetic process and a first valid signal representing a first or second value in every cycle, and a second arithmetic engine which executes a second arithmetic process in every cycle and outputs second data representing the result of the second arithmetic process and a second valid signal representing the first or second value in every cycle. The device also includes an inter-arithmetic-engine buffer which is used to exchange the first data and the second data between the first and second arithmetic engines, enables write of the first or second data if the first or second valid signal indicates the first value, and inhibits write of the first or second data if the first or second valid signal indicates the second value.Type: ApplicationFiled: March 18, 2008Publication date: October 2, 2008Inventors: Takashi Yoshikawa, Shigehiro Asano
-
Patent number: 7430656Abstract: A method and system including transmitting data in an architectural format between execution units in a multi-type instruction set architecture and converting data received in the architectural format to an internal format and data output in the internal format to the architectural format based on an operation code and a data type of a microinstruction.Type: GrantFiled: December 31, 2002Date of Patent: September 30, 2008Assignee: Intel CorporationInventors: Zeev Sperber, Ittai Anati, Oded Liron, Mohammad Abdallah
-
Publication number: 20080229081Abstract: Each cell comprises a first selector which accepts K-pieces (K is a natural number of 2 or more) of data, and then outputs a single piece of data; a second selector which accepts K-pieces (K is a natural number of 2 or more) of data, and then outputs a single piece of data; an arithmetic and logic unit which accepts selection output of the first selector and selection output of the second selector in N bits (N is a natural number of 2 or more), and performs a logic operation that is selected from a plurality of logic operations on accepted data of N bits; a selection controller which supplies, to the first selector and the second selector, a data selection control signal for indicating data to be selected; and an ALU controller which supplies, to the arithmetic and logic unit, an ALU control signal that designates the logic operation to be executed.Type: ApplicationFiled: March 12, 2008Publication date: September 18, 2008Inventor: Ryutaro Yamanaka
-
Publication number: 20080229080Abstract: An arithmetic processing unit includes a register file provided with multiple register windows, an arithmetic executor executes an instruction with data retained in the register file as an operand, and a current window pointer which retains address information specifying a register window which becomes a current window, and a controller. The controller controls the address information retained by the current window pointer is updated, when a window switching instruction for indicating switching of the current window has been decoded. The arithmetic executor reads data in a first register window specified by the address information before being updated and data in a second register window specified by the updated address information from the register file, after the decoding of said window switching instruction has been started until commit of the window switching instruction is started.Type: ApplicationFiled: February 26, 2008Publication date: September 18, 2008Applicant: FUJITSU LIMITEDInventors: Ryuji KAN, Tomohiro TANAKA, Toshio YOSHIDA
-
Publication number: 20080222336Abstract: To allow to use arithmetic circuits of sharable resources by priority with a simple procedure. In a data processing system including central processing units and a plurality of arithmetic circuits, wherein the central processing units are able to supply a command to one arithmetic circuit based on one fetched instruction and supply a command to other arithmetic circuit based on other fetched instruction, a memory circuit is provided which is used to store first information indicating which arithmetic circuit is executing a command, and second information indicating which central processing unit has reserved the arithmetic circuit for execution of the next command. When the arithmetic circuit is already executing a command, reservation of the arithmetic circuit for execution of the next command using the second information of the memory circuit, makes it possible, after the execution, to assign operation commands fast to the arithmetic circuits and cause them to execute the commands.Type: ApplicationFiled: January 14, 2008Publication date: September 11, 2008Inventors: Yoshikazu KIYOSHIGE, Shunichi Iwata, Kesami Hagiwara, Akihiko Tomita
-
Patent number: 7424594Abstract: Efficient computation of complex multiplication results and very efficient fast Fourier transforms (FFTs) are provided. A parallel array VLIW digital signal processor is employed along with specialized complex multiplication instructions and communication operations between the processing elements which are overlapped with computation to provide very high performance operation. Successive iterations of a loop of tightly packed VLIWs are used allowing the complex multiplication pipeline hardware to be efficiently used. In addition, efficient techniques for supporting combined multiply accumulate operations are described.Type: GrantFiled: June 3, 2004Date of Patent: September 9, 2008Assignee: Altera CorporationInventors: Nikos P. Pitsianis, Gerald George Pechanek, Ricardo Rodriguez
-
Publication number: 20080215859Abstract: A computer which performs parallel processing of a plurality of programs in a time-division fashion includes hardware resources divided into a plurality of areas, an evacuation unit which records identification information identifying a first program, and evacuates information stored in an area of said plurality of areas if the area is necessary for execution of a second program and is being used for execution of the first program, and a restoration unit which restores the evacuated information to the area based on the identification information when the second program comes to a halt or to an end.Type: ApplicationFiled: February 28, 2008Publication date: September 4, 2008Applicant: FUJITSU LIMITEDInventors: Hideo Miyake, Atsuhiro Suga, Yasuki Nakamura, Masayuki Tsuji, Yasuhiro Yamazaki, Yoshimasa Takebe, Taizo Sato, Shinichiro Tago
-
Publication number: 20080209182Abstract: A data processing device and methods thereof are disclosed. The data processing device can operate in three different modes. In a first, N-bit mode, the data processing device performs memory accesses based on N-bit values and performs arithmetic operations using N-bit values. In a second, hybrid N-bit/M-bit mode, the data processing device performs memory accesses based on M-bit values, where M is less than N, and performs arithmetic operations using N-bit values. In a third, M-bit mode, the data processing device performs memory accesses based on M-bit values and performs arithmetic operations using M-bit values. The three modes provide for compatibility with a wide range of applications. Further operation in the M-bit mode can provide a power savings when implementing applications compatible with that mode.Type: ApplicationFiled: February 27, 2007Publication date: August 28, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Michael D. Snyder, David C. Holloway, Trinh H. Nguyen, Sergio Schuler, Gary L. Whisenhunt
-
Publication number: 20080195848Abstract: The partitioning of large arrays in the hardware structure, for multiplication and addition, into smaller structures results in a multiplier design which includes a series of nearly identical processing elements linked together in a chained fashion. As a result of simultaneous operation in two subphases per processing element and the chaining together of processing elements, the overall structure is operable in a pipelined fashion to improve throughput and speed. The chained processing elements are constructed so as to provide a pardonable chain with separate parts for processing factors of the modulus.Type: ApplicationFiled: February 12, 2007Publication date: August 14, 2008Inventors: Camil Fayad, John K. Li, Siegfried Sutter, Tamas Visegrady
-
Publication number: 20080189524Abstract: A shader unit is configured to provide an increased and dynamically changeable amount of ALU processing bandwidth. The shader unit includes a plurality of ALUs for processing pixel data according to a shader program. Each of the ALUs is configurable to be enabled and disabled. When disabled, the ALU is powered off, thereby reducing the power consumption of the shader unit. In one embodiment, the plurality of ALUs are logically configured into groups called ALU-pipes, each of which can be enabled and disabled. When an ALU-pipe is disabled, each ALU associated with the disabled ALU-pipe is disabled. The shader unit includes a sequencer that executes the shader program, determines the number of ALUs to be enabled, receives an input data stream of pixel data, assigns groups of pixel data to each enabled ALU, sends the assigned pixel data to their respective ALUs, and sends ALU instructions to the ALUs to process the received pixel data according to the shader program.Type: ApplicationFiled: January 16, 2008Publication date: August 7, 2008Inventors: Elaine Poon, Xiaoling Sherry Xu
-
Patent number: 7409528Abstract: A DSP (Digital Signal Processing) architecture with a wide memory bandwidth and a memory mapping method thereof. The DSP architecture includes: a first communication port; first, second, and third memory devices, which are connected with the first communication port and are arranged in a first row direction of the DSP architecture; a fourth memory device, a calculation element, and a fifth memory device, which are arranged in a second row direction below a first row direction of the DSP architecture; and sixth, seventh, and eighth memory devices, which are connected with the first communication port and arranged in a third row direction of the DSP architecture, wherein the calculation element is connected with the first through the eight memory devices.Type: GrantFiled: March 25, 2004Date of Patent: August 5, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-kyu Yun, Han-tak Kwak
-
Publication number: 20080162896Abstract: A method for executing an MMX PSADBW instruction by a microprocessor. The method includes generating packed differences of packed operands of the instruction and generating borrow bits associated with each of the packed differences; for each of the packed differences: determining whether the borrow bit indicates the packed difference is positive or negative and selecting a value in response to the determining, the value comprising the packed difference if the associated borrow bit is positive and a complement of the packed difference if the associated borrow bit is negative; adding the selected values to generate a first sum and a first carry and in parallel adding the borrow bits to generate a second sum and a second carry; adding the first and second sums and the first and second carries to generate a result of the instruction; storing the result in a register of the microprocessor.Type: ApplicationFiled: February 26, 2008Publication date: July 3, 2008Applicant: VIA TECHNOLOGIES, INC.Inventors: Daniel W.J. Johnson, Albert J. Loper
-
Publication number: 20080162259Abstract: Embodiments of an associated community platform are shown. Some embodiments comprise a receiver residing on a server to receive data from one or more nodes that are apart of a merchant network, a calculator residing on the server to calculate a score based upon the data, a mapper residing on the server to map the score to an assessment score, and a alerter residing on a server to alert where a threshold value is exceed by the mapping of the score to the assessment score. Additionally, a method embodiment is illustrated comprising receiving data from one or more nodes that are apart of a merchant network, calculating a score based upon the data, mapping the score to an assessment score, and alerting where a threshold value is exceed by the mapping of the score to the assessment score. Algorithms may be implemented to determine the existence of links in network.Type: ApplicationFiled: December 29, 2006Publication date: July 3, 2008Inventors: Dhanurjay Patil, Matthew Mengerink, Timothy M. Murphy, Palash Nandy
-
Patent number: 7395302Abstract: A method and apparatus for including in a processor instructions for performing horizontal intra-add operations on packed data. One embodiment of the processor is coupled to a memory. The memory has stored therein at least a first packed data. The processor performs operations on data elements in the first packed data to generate a plurality of data elements in a second packed data in response to receiving an instruction. At least two of the plurality of data elements in the second packed data store the results of an intra-add operation, at least one of these results coming from the operation on data elements of the first packed data. One embodiment of a software method utilizes horizontal intra-add instructions for performing butterfly computations as may be employed, for example, in Walsh-Hadamard transforms or in Fast-Fourier Transforms.Type: GrantFiled: June 30, 2003Date of Patent: July 1, 2008Assignee: Intel CorporationInventors: William W. Macy, Eric Debes, Mark J. Buxton, Patrice Roussel, Julien Sebot, Huy V. Nguyen
-
Patent number: 7392275Abstract: A method and apparatus for including in a processor instructions for performing horizontal intra-add operations on packed data. One embodiment of the processor is coupled to a memory. The memory has stored therein at least a first packed data. The processor performs operations on data elements in the first packed data to generate a plurality of data elements in a second packed data in response to receiving an instruction. At least two of the plurality of data elements in the second packed data store the results of an intra-add operation, at least one of these results coming from the operation on data elements of the first packed data. One embodiment of a software method utilizes horizontal intra-add instructions for performing butterfly computations as may be employed, for example, in Walsh-Hadamard transforms or in Fast-Fourier Transforms.Type: GrantFiled: June 30, 2003Date of Patent: June 24, 2008Assignee: Intel CorporationInventors: William W. Macy, Eric Debes, Minerva Yeung, Yen-Kuang Chen, Patrice Roussel
-
Patent number: 7392368Abstract: Methods and apparatus for calculating Single-Instruction-Multiple-Data (SIMD) complex arithmetic. A coprocessor instruction has a format identifying a multiply and subtract instruction to generate real components for complex multiplication of first operand complex data and corresponding second operand complex data, a cross multiply and add instruction to generate imaginary components for complex multiplication of the first operand complex data and the corresponding second operand complex data, an add-subtract instruction to add real components of the first operand to imaginary components of the second operand and to subtract real components of the second operand from imaginary components of the first operand, and a subtract-add instruction to subtract the real components of the second operand from the imaginary components of the first operand and to add the real components of the first operand to the imaginary components of the second operand.Type: GrantFiled: June 30, 2005Date of Patent: June 24, 2008Assignee: Marvell International Ltd.Inventors: Moinul H. Khan, Nigel C. Paver, Bradley C. Aldrich