Mode Switch Or Change Patents (Class 712/229)
-
Publication number: 20110078423Abstract: A digital processor and method of operation utilize an alias address space to implement variable length instruction encoding on a legacy processor. The method includes storing instructions of a code sequence in memory; generating instruction addresses of the code sequence; automatically switching between a first operating mode and a second operating mode in response to a transition in instruction addresses between a first address space and a second address space, wherein addresses in the first and second address spaces access a common memory space; in the first operating mode, accessing instructions in the first address space; in the second operating mode, accessing instructions in the second address space; and executing the accessed instructions of the code sequence. Instructions of different instruction lengths may be utilized in the first and second operating modes.Type: ApplicationFiled: October 8, 2010Publication date: March 31, 2011Inventors: Abhijit Giri, Rajiv Nadig
-
Patent number: 7917732Abstract: A microprocessor architecture for executing byte compiled Java programs directly in hardware. The microprocessor targets the lower end of the embedded systems domain and features two orthogonal programming models, a Java model and a RISC model. The entities share a common data path and operate independently, although not in parallel. The microprocessor includes a combined register file in which the Java module sees the elements in the register file as a circular operand stack and the RISC module sees the elements as a conventional register file. The integrated microprocessor architecture facilitates access to hardware-near instructions and provides powerful interrupt and instruction trapping capabilities.Type: GrantFiled: January 4, 2007Date of Patent: March 29, 2011Assignee: Atmel CorporationInventor: Oyvind Strom
-
Publication number: 20110067110Abstract: Aspects of a method and system for hardware enforced virtualization in an integrated circuit are provided. In this regard, a mode of operation of an integrated circuit may be controlled such that the integrated circuit alternates between a secure mode of operation and an open mode of operation. Various resources of the integrated circuit may be designated as open or secure, and secure resources may be made inaccessible while the integrated circuit operates in the open mode. Access to the secure resources may be controlled based on a configuration of one or more registers and/or switching elements. Resources designated as secure may comprise, for example, a one-time-programmable memory. The integrated circuit may comprise ROM and/or one-time-programmable memory that stores one or more instructions, wherein execution of the one or more instructions may control transitions between the secure mode and the open mode.Type: ApplicationFiled: September 14, 2009Publication date: March 17, 2011Inventors: John Markey, Love Kothari, Paul Chou
-
Publication number: 20110060894Abstract: A processor circuit having reduced power consumption includes an analog front end operative to receive an analog signal supplied to the processor circuit and to generate a digital signal indicative of the analog signal. The processor further includes a digital back end operative to generate a digital output signal as a function of the digital signal generated by the analog front end. A buffer is coupled between the analog front end and the digital back end. In a first mode of operation, the digital hack end operates at a substantially same data rate as the analog front end and the buffer is bypassed. In a second mode of operation, the digital back end operates at a higher data rate than the analog front end and the buffer is used to store outputs of the analog front end.Type: ApplicationFiled: March 27, 2008Publication date: March 10, 2011Inventor: Nils Graef
-
Patent number: 7903116Abstract: A graphics system adapts a performance level to be sufficient to maintain a performance criterion in an acceptable range. In one embodiment, at least one utilization parameter of the core clock domain and the memory clock domain is monitored. In response to detecting an over-utilization condition, the performance level is increased to maintain the desired minimum number of frames per second. In response to detecting an under-utilization condition, the performance level is decreased to reduce power consumption and increase the lifetime of the graphics system.Type: GrantFiled: October 27, 2003Date of Patent: March 8, 2011Assignee: Nvidia CorporationInventors: Michael M. Klock, Paul V. Puey, Paul E. Van Der Kouwe, Jeffrey M. Smith, Kevin J. Kranzusch
-
Patent number: 7904704Abstract: A system, apparatus and method for instruction dispatch on a multi-thread processing device are described herein. The instruction dispatching method includes, in an instruction execution period having a plurality of execution cycles, successively fetching and issuing an instruction for each of a plurality of instruction execution threads according to an allocation of execution cycles of the instruction execution period among the plurality of instruction execution threads. Remaining execution cycles are subsequently used to successively fetch and issue another instruction for each of the plurality of instruction execution threads having at least one remaining allocated execution cycle of the instruction execution period. Other embodiments may be described and claimed.Type: GrantFiled: August 2, 2007Date of Patent: March 8, 2011Assignee: Marvell World Trade Ltd.Inventors: Jack Kang, Yu-Chi Chuang
-
Patent number: 7904703Abstract: A system, apparatus and method for idling and waking threads by a multithread processing device are described herein. Embodiments of the present invention provide a multithread processing device for idling and waking threads including a scheduler configured to determine a bandwidth request mode of a first instruction execution thread and allocate zero execution cycles of an instruction execution period to the first instruction execution thread if the bandwidth request mode is an idle mode. In various embodiments, the multithread processing device may be configured to wake the first instruction thread by allocating one or more execution cycles to the first instruction execution thread if the bandwidth request mode is modified to a wake mode. Other embodiments may be described and claimed.Type: GrantFiled: July 10, 2007Date of Patent: March 8, 2011Assignee: Marvell International Ltd.Inventors: Jack Kang, Yu-Chi Chuang
-
Publication number: 20110055528Abstract: The data processor can form a system including a combination of two or more operating systems running in parallel, which achieves a higher data transfer rate between operating systems and the increase in system performance without impairing the system reliability. In the system, data transfer between domains is performed in an enhanced access mode as well as an access mode in which an access from a domain manager having control of domains is handled as one from the domain manager. The enhanced access mode is arranged by enhancing, to a CPU scale, an access mode in which an access from the domain manager is treated as an access from a software program working on a domain, and the software program of domain manager transfers data between the domains.Type: ApplicationFiled: July 27, 2010Publication date: March 3, 2011Inventors: Yuki KONDOH, Tohru Nojiri
-
Patent number: 7890740Abstract: A processor comprises a first mode of operation and a second mode of operation. A state of the processor in the first mode of operation comprises a first plurality of variables. The first plurality of variables comprises a return address. A state of the processor in the second mode of operation comprises a second plurality of variables in addition to the first plurality of variables. The processor is configured to perform, in case of an interrupt or exception occurring during the second mode of operation, the steps of saving the second plurality of variables and the return address to a buffer memory, replacing the return address with an address of a trampoline instruction, and switching into the first mode of operation. These steps are performed independently of an operating system.Type: GrantFiled: October 18, 2007Date of Patent: February 15, 2011Assignee: Globalfoundries Inc.Inventor: Uwe Kranich
-
Publication number: 20110029725Abstract: Systems, methods, and computer software for operating a device can be used to operate the device in multiple modes. The device can be operated in a first operating mode adapted for processing data, in which a first processor executes a driver for a nonvolatile memory and a second processor performs processing of data stored in files on the nonvolatile memory. An instruction can be received to switch the device to a second operating mode adapted for reading and/or writing files from or to the nonvolatile memory. The driver for the nonvolatile memory can be switched from the first processor to the second processor in response to the instruction, and the driver for the nonvolatile memory can be executed on the second processor after performing the switch. A communications driver can be executed on the first processor in response to the instruction to switch the device to the second operating mode.Type: ApplicationFiled: October 11, 2010Publication date: February 3, 2011Applicant: APPLE INC.Inventors: Michael J. Cornwell, Christopher P. Dudte
-
Publication number: 20110029762Abstract: A first transfer circuit includes pipeline circuits having different number of stages, and switch circuits that exclusively supply the pipeline circuits with first and second read data. A second transfer circuit includes pipeline circuits having different number of stages, and switch circuits that exclusively supply the pipeline circuits with third and fourth read data. Outputs of the first and second transfer circuits are sequentially output from a multiplex circuit. When a first operation mode is selected, all the pipeline circuits are activated. When a second operation mode is selected, one of the pipeline circuits in the first transfer circuit and one of the pipeline circuits in the second transfer circuit are activated, whereas the others of the pipeline circuits are inactivated.Type: ApplicationFiled: November 30, 2009Publication date: February 3, 2011Applicant: Elpida Memory, Inc.Inventors: Takahiko FUKIAGE, Atsushi SHIMIZU
-
Patent number: 7882332Abstract: A register system for a data processing system includes an address encoder that generates an encoded address based on a processor mode identifier and a register identifier and memory comprising 2T?1 unbanked registers. The encoded address identifies one of the 2T?1 unbanked registers associated with one of the P processor modes. The encoded address comprises T bits. The register identifier identifies one of 2T?1 unbanked registers. The processor mode identifier identifies P processor modes, where T and P are integers greater than two.Type: GrantFiled: October 13, 2008Date of Patent: February 1, 2011Assignee: Marvell International Ltd.Inventors: Hong-Yi Hubert Chen, Henry Hin Kwong Fan
-
Patent number: 7877584Abstract: Embodiments include a device and a method. In an embodiment, a device includes a processor having an associated hardware resource and operable to execute an instruction group. The device also includes a resource manager operable to implement a resource management policy for the hardware resource with respect to an execution of the instruction group, the resource management policy responsive to a prediction of a future performance of the hardware resource based at least in part on a historical performance of the hardware resource.Type: GrantFiled: August 29, 2005Date of Patent: January 25, 2011Assignee: The Invention Science Fund I, LLCInventors: Bran Ferren, W. Daniel Hillis, William Henry Mangione-Smith, Nathan P. Myhrvold, Clarence T. Tegreene, Lowell L. Wood, Jr.
-
Publication number: 20110004744Abstract: There is provided a data processing apparatus (1) including a logic circuit (10) that is reconfigurable in each cycle and a library (2) that stores hardware control information (20). The hardware control information (20) includes a plurality of pieces of cycle-based mapping information (21) for individually mapping a plurality of cycle-based circuits, which each realize a function in each cycle for executing an application, onto the logic circuit (10) and configuration selection information (22) for selecting at least one of the plurality of pieces of cycle-based mapping information according to an execution state of the application. The data processing apparatus (1) includes a control unit (11) that reconfigures at least part of the logic region (10) using at least one of the plurality of pieces of cycle-based mapping information (21) according to a request in each cycle based on the configuration selection information (22).Type: ApplicationFiled: July 7, 2010Publication date: January 6, 2011Applicant: FUJI XEROX CO., LTD.Inventor: Hiroki Honda
-
Patent number: 7865703Abstract: A computer implemented method, apparatus, and computer program product for executing instructions. A determination is made as to whether a processor executing a plurality of instructions is in an instrumentation mode. The processor has a normal set of resources and an alternate set of resources in which the alternate set of resources is associated with the instrumentation mode. When a determination is made that the processor is in the instrumentation mode, the processor executes instrumentation instructions in the plurality of instructions using the alternate set of resources and executes all other instructions in the plurality of instructions using the normal set of resources.Type: GrantFiled: May 5, 2006Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventors: Wen-Tzer Thomas Chen, Jimmie Earl DeWitt, Jr., Frank Eliot Levine, Enio Manuel Pineda
-
Publication number: 20100324756Abstract: Systems and methods for validating predetermined events in reconfigurable control systems are provided. One method includes receiving, by a plurality of redundant processors operating in a first mode, a notice from two of three redundant sensors that the predetermined event occurred and reconfiguring the plurality of redundant processors to operate in a second mode in response to the notice. Another method includes receiving a first notice that one or more sensors detected that a first vehicle is coupled to a second vehicle at a primary control system and a secondary control system and reconfiguring the primary control system and the secondary control system to operate in another mode at substantially the same time in response to the notice.Type: ApplicationFiled: June 22, 2009Publication date: December 23, 2010Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Mitch Fletcher
-
Patent number: 7856510Abstract: A key engine that performs route lookups for a plurality of keys may include a data processing portion configured to process one data item at a time and to request data when needed. A buffer may be configured to store a partial result from the data processing portion. A controller may be configured to load the partial result from the data processing portion into the buffer. The controller also may be configured to input another data item into the data processing portion for processing while requested data is obtained for a prior data item. A number of these key engines may be used by a routing unit to perform a large number of route lookups at the same time.Type: GrantFiled: May 15, 2008Date of Patent: December 21, 2010Assignee: Juniper Networks, Inc.Inventors: Pankaj Patel, Viswesh Ananthakrishnan
-
Patent number: 7856569Abstract: A method and a device are provided for performing switching and data comparison in a computer system having at least two processing units which each process data at a specified clock pulse, in which a switchover arrangement is provided and switching takes place between at least two operating modes, and a comparison unit is provided. A first operating mode corresponding to a compare mode is provided, and a second operating mode corresponding to a performance mode is provided. A synchronization arrangement is provided which assigns to the specifiable data a clock pulse information as a function of a processing unit, and at least the comparison unit takes into consideration this clock pulse information in the corresponding data.Type: GrantFiled: October 25, 2005Date of Patent: December 21, 2010Assignee: Robert Bosch GmbHInventors: Bernd Mueller, Ralf Angerbauer, Eberhard Boehl, Yorck von Collani, Rainer Gmehlich
-
Patent number: 7853819Abstract: A unit and method for clock changeover in a system having at least two processing units, in which switchover device(s) are provided by which a switchover between at least two operating modes of the system is able to be implemented in which a clock pulse changeover is carried out in at least one processing unit in a switching of the operating mode.Type: GrantFiled: October 25, 2005Date of Patent: December 14, 2010Assignee: Robert Bosch GmbHInventor: Thomas Kottke
-
Patent number: 7849466Abstract: A multithreaded processor device is disclosed and includes a processor that is configured to execute a plurality of executable program threads and a mode control register. The mode control register includes a first data field to control a first execution mode of a first of the plurality of executable program threads and a second data field to control a second execution mode of a second of the plurality of executable program threads. In a particular embodiment, the first execution mode is a run mode and the second execution mode is a low power mode.Type: GrantFiled: July 12, 2005Date of Patent: December 7, 2010Assignee: QUALCOMM IncorporatedInventors: Lucian Codrescu, Donald Robert Padgett, Erich Plondke, Taylor Simpson, Muhammad Ahmed, William C. Anderson, Sujat Jamil
-
Patent number: 7844805Abstract: A processor for a portable electronic device. The processor includes a RISC (reduced instruction set computing) core a CISC (complex instruction set computing) core, a video accelerator circuit and an audio accelerator circuit. Each of the video and audio accelerator circuits are coupled to both the RISC and CISC cores, with both cores and both accelerator circuit being incorporated into a single integrated circuit. In a first plurality of operational modes, the RISC core is active, while the CISC core is in one of a sleep state or a power off state. In a second plurality of modes, both the RISC and CISC cores are active.Type: GrantFiled: June 6, 2007Date of Patent: November 30, 2010Assignee: VIA Technologies, Inc.Inventor: Chi Chang
-
Patent number: 7836285Abstract: A digital processor and method of operation utilize an alias address space to implement variable length instruction encoding on a legacy processor. The method includes storing instructions of a code sequence in memory; generating instruction addresses of the code sequence; automatically switching between a first operating mode and a second operating mode in response to a transition in instruction addresses between a first address space and a second address space, wherein addresses in the first and second address spaces access a common memory space; in the first operating mode, accessing instructions in the first address space; in the second operating mode, accessing instructions in the second address space; and executing the accessed instructions of the code sequence. Instructions of different instruction lengths may be utilized in the first and second operating modes.Type: GrantFiled: August 8, 2007Date of Patent: November 16, 2010Assignee: Analog Devices, Inc.Inventors: Abhijit Giri, Rajiv Nadig
-
Patent number: 7836284Abstract: Automatic selective power and energy control of one or more processing elements matches a degree of parallelism to a monitored condition, in a highly parallel programmable data processor. For example, logic of the parallel processor detects when program operations (e.g. for a particular task or due to a detected temperature) require less than the full width of the data path. In response, the control logic automatically sets a mode of operation requiring a subset of the parallel processing capacity. At least one parallel processing element, that is not needed, can be shut down, to conserve energy and/or to reduce heating (i.e., power consumption). At a later time, when operation of the added capacity is appropriate, the logic detects the change in processing conditions and automatically sets the mode of operation to that of the wider data path, typically the full width. The mode change reactivates the previously shut-down processing element.Type: GrantFiled: June 9, 2005Date of Patent: November 16, 2010Assignee: QUALCOMM IncorporatedInventor: Kenneth Alan Dockser
-
Patent number: 7836281Abstract: A system that facilitates improving performance of a processor during scout mode. During a normal-execution mode, the system executes instructions for using main thread. Upon encountering a stall condition during execution of the main thread, the system generates a checkpoint. The system then enters a scout mode, wherein instructions are speculatively executed by a speculative thread to prefetch future memory references, but results are not committed to the architectural state of the processor. Upon encountering a memory reference during scout mode, the system issues a prefetch for the memory reference. If the stall condition that caused the processor to enter scout mode is resolved, the system uses the checkpoint to resume execution of the main thread from the instruction that caused the stall condition, and simultaneously continues executing instructions in scout mode using the speculative thread from the point where the speculative thread left off.Type: GrantFiled: October 6, 2005Date of Patent: November 16, 2010Assignee: Oracle America, Inc.Inventors: Marc Tremblay, Shailender Chaudhry
-
Publication number: 20100287357Abstract: In one embodiment, a serial processor is configured to execute software instructions in a software program in serial. A serial memory is configured to store data for use by the serial processor in executing the software instructions in serial. A plurality of parallel processors are configured to execute software instructions in the software program in parallel. A plurality of partitioned memory modules are provided and configured to store data for use by the plurality of parallel processors in executing software instructions in parallel. Accordingly, a processor/memory structure is provided that allows serial programs to use quick local serial memories and parallel programs to use partitioned parallel memories. The system may switch between a serial mode and a parallel mode. The system may incorporate pre-fetching commands of several varieties.Type: ApplicationFiled: March 10, 2010Publication date: November 11, 2010Applicant: XMTT INC.Inventor: Uzi Y. Vishkin
-
Patent number: 7822885Abstract: A channel-less system and method are provided for multithreaded communications with a direct memory access (DMA) controller. The method accepts a plurality of DMA command messages directed to a fixed port address. The DMA command messages are arranged in a first-in first-out (FIFO) queue, in the order in which they are received. The DMA command messages are supplied to a DMA controller from the FIFO queue, and in response to the DMA command message, data transfer operation are managed by the DMA controller. Following the completion of each data transfer operation, a transfer complete message indicating completion is sent. In one aspect, DMA command messages are arranged in a plurality of parallel FIFO queues, and CD sets are stored in a plurality of context memories, where each context memory is associated with a corresponding FIFO queue.Type: GrantFiled: October 16, 2007Date of Patent: October 26, 2010Assignee: Applied Micro Circuits CorporationInventor: Daniel L. Bouvier
-
Publication number: 20100268923Abstract: A method and device for controlling a computer system having at least two execution units and having at least two groups of internal states, in particular processor states, in at least one of the execution units, and having a switchover device, through which it is possible to switch between at least two different operating modes, in particular a performance mode and a compare mode, of the computer system, wherein a switchover is triggered by the fact that at least one execution unit changes its internal state.Type: ApplicationFiled: July 24, 2006Publication date: October 21, 2010Inventors: Reinhard Weiberle, Bernd Mueller, Eberhard Boehl, Yorck von Collani, Rainer Gmehlich
-
Patent number: 7814466Abstract: A computer implemented method, apparatus and computer usable program code for marking instructions for instrumentation. A plurality of instructions is presented in a graphical user interface. A user input selecting a set of instructions in the plurality of instructions for instrumentation is received through the graphical user interface. A set of instructions is marked as a set of instrumentation instructions in response to receiving the user input. The set of instructions are executed by a processor if the processor is in an instrumentation mode, and the instrumentation instructions are unexecuted if an absence of the processor being in the instrumentation mode is present.Type: GrantFiled: May 5, 2006Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Wen-Tzer Thomas Chen, Jimmie Earl DeWitt, Jr., Frank Eliot Levine, Enio Manuel Pineda
-
Patent number: 7809932Abstract: Processor pipeline controlling techniques are described which take advantage of the variation in critical path lengths of different instructions to achieve increased performance. By examining a processor's instruction set and execution unit implementation's critical timing paths, instructions are classified into speed classes. Based on these speed classes, one pipeline is presented where hold signals are used to dynamically control the pipeline based on the instruction class in execution. An alternative pipeline supporting multiple classes of instructions is presented where the pipeline clocking is dynamically changed as a result of decoded instruction class signals. A single pass synthesis methodology for multi-class execution stage logic is also described. For dynamic class variable pipeline processors, the mix of instructions can have a great effect on processor performance and power utilization since both can vary by the program mix of instruction classes.Type: GrantFiled: March 22, 2004Date of Patent: October 5, 2010Assignee: Altera CorporationInventors: Edwin Franklin Barry, Gerald George Pechanek, Patrick R. Marchand
-
Publication number: 20100241826Abstract: A data processing apparatus can reduce an occupancy rate of a ring bus by suppressing occurrence of a stall packet, and can change a processing sequence. In the data processing apparatus, a buffer is provided in each communication unit connecting the ring bus and the associated processing unit. Transfer of data from the communication unit to the processing unit is controlled by an enable signal. Consequently, occurrence of a stall packet is suppressed. Accordingly, frequency of occurrence of a deadlock state is reduced by decreasing the occupancy rate of the ring bus.Type: ApplicationFiled: March 15, 2010Publication date: September 23, 2010Applicant: CANON KABUSHIKI KAISHAInventors: Yuji Hara, Hisashi Ishikawa, Akinobu Mori, Takeo Kimura, Hirowo Inoue
-
Patent number: 7802252Abstract: A method and system for selecting the architecture level to which a processor appears to conform within a computing environment when executing specific logical partitions or programs and performing migration among different levels of processor architecture. The method utilizes a “processor compatibility register” (PCR) that controls the level of the architecture that the processor appears to support. In one embodiment, the PCR is accessible only to super-privileged software. The super-privileged software sets bits in the PCR that specify the architecture level that the processor is to appear to support so that when the program runs on the processor, the processor behaves in accordance with the architecture level for which the program was designed.Type: GrantFiled: January 9, 2007Date of Patent: September 21, 2010Assignee: International Business Machines CorporationInventors: William J. Armstrong, Richard L. Arndt, Michael J. Corrigan, Giles R. Frazier, Timothy R. Marchini, Cathy May, Naresh Nayar, John T. O'Quin, II
-
Patent number: 7793083Abstract: A processor (10) manages, in an instruction management unit (103) and a data attribute management unit (105), secure attributes indicating whether instruction code and data stored in an instruction cache (102) and a data cache (104) of the processor (10) are confidential information. When the instruction code and the data are confidential information, the processor (10) also manages secure processing identification information for indicating in which secure process the confidential information is to be used. When the operating mode is switched from the secure mode to the normal mode, only the confidential information is disabled by a memory disabling unit (108). This prevents confidential information from being analyzed by the processor in the normal mode.Type: GrantFiled: November 24, 2005Date of Patent: September 7, 2010Assignee: Panasonic CorporationInventors: Masaaki Harada, Tsutomu Sekibe
-
Patent number: 7793291Abstract: A method and apparatus are provided for thermal management of a multiprocessor computer system. The temperatures of the various processors within a multiprocessor system are monitored. When a processor is identified as overheated, a dummy process will be assigned to it, causing all other processes to be put on hold, thereby reducing the heat output of that processor. When the temperature of the processor lowers below another predetermined value, then the dummy process is terminated.Type: GrantFiled: December 22, 2004Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Susumi Arai, Ryuji Orita
-
Publication number: 20100218187Abstract: Techniques for controlling desktop state are provided. Processing events are associated with desktop states and are associated with resource actions. When a desktop encounters the processing events and a known state is established, automated actions are forced on the resources to customize the known state.Type: ApplicationFiled: February 26, 2009Publication date: August 26, 2010Inventors: Sankarasivasubramanian Pasupathilingam, Srinivasa Ragavan Venkateswaran
-
Patent number: 7783866Abstract: A computer implemented method, apparatus and computer program product for processing instructions. A determination is made as to whether an instruction is a start instrumentation instruction in response to identifying the instruction for execution while executing the instructions using a normal set of processor resources in a processor. Subsequent instructions are executed using an alternate set of processor resources until an end instrumentation instruction is encountered.Type: GrantFiled: May 5, 2006Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Wen-Tzer Thomas Chen, Jimmie Earl DeWitt, Jr., Frank Eliot Levine, Enio Manuel Pineda
-
Patent number: 7783867Abstract: Instruction execution is controlled by a single test that determines whether processing should continue in mainline processing or fall through to a test set. The single test compares a dynamically set variable to an instruction counter. If the test is met, mainline processing continues. Otherwise, processing falls through to a test set.Type: GrantFiled: February 1, 2007Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Theodore J. Bohizic, Mark H. Decker, Viktor S. Gyuris
-
Patent number: 7779239Abstract: A processor includes a feature control unit to enable or disable one or more processor features individually in response to a user selectable setting. The feature control unit is adapted to disable the processor feature(s) if the user setting has not been updated in accordance with an input regardless of the value of the user setting prior to the update and to enable or disable the processor feature(s) in accordance with the updated user setting after it has been updated. The feature control unit may also include a lock unit to prevent changes to the updated user setting and a software feature selection unit to enable or disable processor features in response to a software feature selection setting and, optionally, only enable or disable processor features whose corresponding updated user setting is user enabled. The feature control unit may also include mechanisms to detect illegal feature selection conditions.Type: GrantFiled: July 28, 2004Date of Patent: August 17, 2010Assignee: Intel CorporationInventors: Stephen A. Fischer, Dion Rodgers, James A. Sutton
-
Patent number: 7779213Abstract: Embodiments include a device and a method. In an embodiment, a method applies a first resource management strategy to a first resource associated with a first processor and executes an instruction block in a first processor. The method also applies a second resource management strategy to a second resource of a similar type as the first resource and executes the instruction block in a second processor. The method further selects a resource management strategy likely to provide a substantially optimum execution of the instruction group from the first resource management strategy and the second resource management strategy.Type: GrantFiled: September 29, 2006Date of Patent: August 17, 2010Assignee: The Invention Science Fund I, IncInventors: Bran Ferren, W. Daniel Hillis, Nathan P. Myhrvold, Clarence T. Tegreene, Lowell L. Wood, Jr.
-
Patent number: 7774558Abstract: Embodiments include a device and a method. In an embodiment, a method applies a first resource management strategy to a first resource associated with a first processor and executes an instruction block in a first processor. The method also applies a second resource management strategy to a second resource of a similar type as the first resource and executes the instruction block in a second processor. The method further selects a resource management strategy likely to provide a substantially optimum execution of the instruction group from the first resource management strategy and the second resource management strategy.Type: GrantFiled: August 29, 2005Date of Patent: August 10, 2010Assignee: The Invention Science Fund I, IncInventors: Bran Ferren, W. Daniel Hillis, Nathan P. Myhrvold, Clarence T. Tegreene, Lowell L. Wood, Jr.
-
Publication number: 20100199118Abstract: A microcontroller is operable to enable a compatibility mode where a clock source of the microcontroller is adjusted to support timing requirements of applications written for legacy microcontrollers. In some implementations, one or more scaling factors and/or wait state factors are applied to the clock source of the microcontroller to ensure timing compatibility.Type: ApplicationFiled: February 3, 2009Publication date: August 5, 2010Applicant: ATMEL CorporationInventor: Benjamin Francis Froemming
-
Publication number: 20100185835Abstract: A data processing circuit has an execution circuit (18) with a plurality of functional units (20). An instruction decoder (17) is operable in a first and a second instruction mode. In the first instruction mode instructions have respective fields for controlling each of the functional units (20), and in the second instruction mode instructions control one functional unit. A mode control circuit (12) controls the selection of the instruction modes. In an embodiment, the instruction decoder uses time-stationary decoding of the selection of operations to be executed by the execution circuit (18) and the selection of destination registers from the set of registers (19). Mode switching is a more efficient way of reducing instruction time for time stationary processors than indicating functional units for which the instruction contains commands.Type: ApplicationFiled: September 6, 2007Publication date: July 22, 2010Applicant: Silicon Hive B.V.Inventors: Jeroen Anton Johan Leijten, Hendrik Tjeerd Joannes Zwartenkot
-
Patent number: 7761696Abstract: Methods and apparatus to quiesce and/or de-quiesce links (such as point-to-point link) in a multi-processor system are described. In one embodiment, one or more bits are modified to indicate the status of quiesce/dequiesce processes.Type: GrantFiled: March 30, 2007Date of Patent: July 20, 2010Assignee: Intel CorporationInventors: Binata Bhattacharyya, Ling Cen, Rahul Pal, Binoy Balan, Baskaran Ganesan
-
Patent number: 7757031Abstract: A data transmission coordinating method is used between a central processing unit and a bridge chip of a computer system. By entering the computer system into a coordinating state, the data transmission coordinating method is executed. The bridge chip and the CPU are informed of maximum bit numbers of each other for data transmission therebetween via the front side bus. Then, a commonly operable maximum bit number for data transmission between the CPU and the bridge chip can be coordinated according to the first and second maximum bit numbers. Once the commonly operable maximum bit number is determined, the CPU is reset to operate with the commonly operable maximum bit number. The maximum bit numbers are those of bus transmission width or bus transmission speed.Type: GrantFiled: October 22, 2007Date of Patent: July 13, 2010Assignee: Via Technologies, Inc.Inventors: Ruei-Ling Lin, Jiin Lai
-
Publication number: 20100169623Abstract: Hardware-based transactional memory mechanisms, such as Speculative Lock Elision (SLE), may allow multiple threads to concurrently execute critical sections protected by the same lock as speculative transactions. Such transactions may abort due to contention or due to misidentification of code as a critical section. In various embodiments, speculative execution mechanisms may be augmented with software and/or hardware contention management mechanisms to reduce abort rates. Speculative execution hardware may send a hardware interrupt signal to notify software components of a speculative execution event (e.g., abort). Software components may respond by implementing concurrency-throttling mechanisms and/or by determining a mode of execution (e.g., speculative, non-speculative) for a given section and communicating that determination to the hardware speculative execution mechanisms, e.g., by writing it into a lock predictor cache.Type: ApplicationFiled: December 29, 2008Publication date: July 1, 2010Inventor: David Dice
-
Patent number: 7747839Abstract: A data processing apparatus and method are provided for handling instructions to be executed by processing circuitry. The processing circuitry has a plurality of processor states, each processor state having a different instruction set associated therewith. Pre-decoding circuitry receives the instructions fetched from the memory and performs a pre-decoding operation to generate corresponding pre-decoded instructions, with those pre-decoded instructions then being stored in a cache for access by the processing circuitry. The pre-decoding circuitry performs the pre-decoding operation assuming a speculative processor state, and the cache is arranged to store an indication of the speculative processor state in association with the pre-decoded instructions.Type: GrantFiled: January 23, 2008Date of Patent: June 29, 2010Assignee: ARM LimitedInventors: Peter Richard Greenhalgh, Andrew Christopher Rose
-
Publication number: 20100153693Abstract: Within the field of computing, many scenarios involve the execution of an instruction set within a domain that is configured to support an execution context. However, various portions of the instruction set may be preferably executed in different domains, such as for promoting performance and for providing debugging features like the ability to simulate execution of a debuggee function without incurring side-effects in the debuggee. Portions of the instruction set may therefore be executed in different domains by inserting domain switch points in the instruction set specifying a target domain. The instruction set may then initiate execution in an initial domain, and upon reaching a domain switch point, may transition to the target domain. In some embodiments, the domain switch points may be automatically inserted into the target instruction set based on various domain switch criterion, such as performance, reliability, and affinity of an instruction with a particular domain.Type: ApplicationFiled: December 17, 2008Publication date: June 17, 2010Applicant: Microsoft CorporationInventors: Jonathon Michael Stall, Gregg Bernard Miskelly, Richard Michael Byers, Eric Hurwitz Feiveson
-
Patent number: 7739484Abstract: A method and apparatus provide means for saving and restoring processor register values and allocating and deallocating stack memory. A first field of a save instruction encodes whether a value in a register of a processor is saved as a static value. A second field of the save instruction encodes whether a value in a register of a processor is saved as an argument value. A third field of the save instruction encodes a size of a stack frame created during execution of the save instruction. An argument value is saved in a calling program's stack frame. A static value is saved in a called program's stack frame. A restore instruction is used to restore static values and deallocate the stack frame. The save and restore instructions may be executed using any programmable device, including a single instruction set architecture processor or a multi-instruction set architecture processor.Type: GrantFiled: October 5, 2007Date of Patent: June 15, 2010Assignee: MIPS Technologies, Inc.Inventors: Kevin D. Kissell, Hartvig W. J. Ekner
-
Patent number: 7730491Abstract: Implementing fair scalable reader writer mutual exclusion for access to a critical section by a plurality of processing threads in a processing system is accomplished by creating a first queue node for a first thread on the first thread's stack, the queue node representing a request by the first thread to access the critical section; adding the first queue node to a queue pointed to by a single word reader writer mutex for the critical section, the queue representing a list of threads desiring access to the critical section, each queue node in the queue being on a stack of a thread of the plurality of processing threads; waiting until the first queue node has no preceding write requests as indicated by predecessor queue nodes on the queue; entering the critical section by the first thread; exiting the critical section by the first thread; and removing the first queue node from the queue.Type: GrantFiled: August 30, 2005Date of Patent: June 1, 2010Assignee: Intel CorporationInventors: Alexey Kukanov, Arch Robison
-
Patent number: 7725693Abstract: Embodiments include a device and a method. In an embodiment, a device provides a resource manager operable to select a resource management policy likely to provide a substantially optimum execution of an instruction group by comparing an execution of the instruction group pursuant to a first resource management policy applied to a hardware resource and an execution of the instruction group pursuant to a second resource management policy applied to the hardware resource.Type: GrantFiled: September 22, 2006Date of Patent: May 25, 2010Assignee: Searete, LLCInventors: Bran Ferren, W. Daniel Hillis, Nathan P. Myhrvold, Clarence T. Tegreene, Lowell L. Wood, Jr.
-
Patent number: 7725899Abstract: An apparatus for communicating between lock step is incorporated on two or more processors operating in a lock step mode. Each of the processors includes processor logic to execute a code sequence, and an identical code sequence is executed by the processor logic. The apparatus further includes a processor-specific resource referenced by the code sequence. A multiplexer is coupled to the processor-specific resource, and is controlled to read data based on the identification. Coupled to the processors is a lock step logic block operable to read and compare the output of each of the processors. The lock step logic determines if operation of the processors is in a lock step mode or in an independent processor mode. Such determination may be made by the lock step logic turning off, for example.Type: GrantFiled: November 14, 2006Date of Patent: May 25, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Kevin David Safford, Jeremy P. Petsinger