Patents Represented by Attorney, Agent or Law Firm Alexander J Neudeck
-
Patent number: 6683483Abstract: Two synchronizing flip-flops synchronize the transitions of a slow clock to a fast clock. The state of a version of the synchronized slow clock is stored by a last-state flip-flop that is clocked on an edge of the fast clock. The last-state flip-flop is compared by logic to a version of the synchronized slow clock to produce a pulse with a width determined by either a phase of the fast clock or a cycle of the fast clock.Type: GrantFiled: October 25, 2002Date of Patent: January 27, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jeffrey Paul Witte, Quanhong Zhu, Don D. Josephson
-
Patent number: 6674705Abstract: A tuned circuit is used to detect wobble clock inversions. The tuned circuit reacts to a wobble inversion with a change in amplitude that may be detected by a threshold detector. A bandpass tuned circuit is used to detect wobble clock inversions. The output of the bandpass tuned circuit is input to a saturating high-gain amplifier such as a comparator. The output of the saturating high-gain amplifier reacts to wobble inversions with a half-cycle that has an increased duration as compared to half-cycles without wobble inversions.Type: GrantFiled: June 1, 2000Date of Patent: January 6, 2004Assignee: Hewlett-Packard Company, L.P.Inventor: D Mitchel Hanks
-
Patent number: 6654276Abstract: A pair of cross-coupled inverters that hold a digital state are powered by supplies that also function as row select and column bit lines. A method of reading and writing the digital state of an individual cell, row of cells, or column of cells by manipulating these row-supply or column-supply lines. Reads and writes may be performed on either a row or column basis. A method for reading and logically OR'ing or AND'ing an entire row or column of cells. A method for querying on a row or column basis to function as a content addressable memory (CAM).Type: GrantFiled: January 31, 2002Date of Patent: November 25, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: Robert J Brooks
-
Patent number: 6647436Abstract: Two interfaces or operating modes are designed into the hardware and firmware. Selection between these two interfaces, or operating modes, is indicated by the position of a jumper on an IDE/ATAPI-style jumper block. A pull-up resistor and interface type detection signal are connected to a pin on the IDE/ATAPI-style jumper block associated with a jumper that is not monitored by the IDE/ATAPI master/slave selection detect (or other configuration) hardware or used to pull-down or pull-up another jumpered pin on the jumper block. When a jumper is placed between this pin, and a pin used to pull-up or pull-down another jumpered pin the interface type detection signal will be read as being at the pulled-up or pulled-down logic level, respectively. Otherwise, the IDE/ATAPI master/slave selection (or other configuration) detect hardware will function normally.Type: GrantFiled: August 2, 2000Date of Patent: November 11, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Mark J Jedrzejewski, Mark A Wahl, Gregory A Standiford
-
Patent number: 6639583Abstract: A pointing device integrates an IR transceiver into the pointing device. An infrared communication link may then be established between another device and the IR transceiver on the pointing device. The pointing device then relays communication between the host computer and the other device along its cable to the host computer. A user interface involves placing the cursor of a graphical user interface over an icon or other area of the screen. Communications initiated by the user are then sent to that area of the screen, or an action indicated by the icon is taken.Type: GrantFiled: April 6, 2000Date of Patent: October 28, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: David D Bohn
-
Patent number: 6621728Abstract: A pair of cross-coupled inverters that hold a digital state are powered by supplies that also function as row select and column bit lines. A method of reading and writing the digital state of an individual cell, row of cells, or column of cells by manipulating these row-supply or column-supply lines. Reads and writes may be performed on either a row or column basis. A method for reading and logically OR'ing or AND'ing an entire row or column of cells. A method for querying on a row or column basis to function as a content addressable memory (CAM).Type: GrantFiled: January 31, 2002Date of Patent: September 16, 2003Assignee: Hewlett-Packard Development Company, LP.Inventor: Robert J Brooks
-
Patent number: 6621310Abstract: Current pulse matchers monitor the wires of a static or precharge-pulldown bus. Each current pulse matcher monitors the wire that it is connected to. For a precharge-pulldown bus, if the wire has been discharged during the pulldown cycle of the bus, the precharge current pulse matcher does not consume any current. If, however, the wire was not discharged during the pulldown cycle of the bus, then the precharge current pulse matcher consumes an amount of current that approximates the amount of current used to precharge that wire had it been discharged. For a static bus, the current pulse matcher does not shunt current if the wire has not just made a transition. Otherwise, the static bus current pulse matcher shunts an amount of current that may approximates the amount of current used to transition the bus signal from one logic state to another.Type: GrantFiled: October 24, 2000Date of Patent: September 16, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: Samuel D. Naffziger
-
Patent number: 6617900Abstract: An arbiter that includes a phase comparator receiving two input signals. The outputs of the phase comparator are propagated to a first SR type flip-flop. The outputs of the first SR type flip-flop are propagated to a second SR type flip-flop. The outputs of the second SR type flip-flop indicate which of the two input. signals changed first. The phase comparator can enter a metastable state. The first flip-flop reduces the magnitude of signal swing away from the power supply rails caused by the metastable state. The second flip-flop prevents any signal swing away for a power supply rail is not propagated to an output.Type: GrantFiled: January 31, 2000Date of Patent: September 9, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: Gerard M Blair
-
Method of querying a four-transistor memory array as a content addressable memory by rows or columns
Patent number: 6584002Abstract: A pair of cross-coupled inverters that hold a digital state are powered by supplies that also function as row select and column bit lines. A method of reading and writing the digital state of an individual cell, row of cells, or column of cells by manipulating these row-supply or column-supply lines. Reads and writes may be performed on either a row or column basis. A method for reading and logically OR'ing or AND'ing an entire row or column of cells. A method for querying on a row or column basis to function as a content addressable memory (CAM).Type: GrantFiled: January 31, 2002Date of Patent: June 24, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Robert J Brooks, Alexander J Neudeck -
Patent number: 6580635Abstract: During read operations of a column of RAM cells, a bitline is electrically broken into two sections. This reduces the capacitance that needs to be discharged by the RAM cell itself. A buffer is used during the read operation to relay data from one part of the split bitline to the other. A weak pullup path is also provided to hold the non-driven end of the line in a stable condition. During non-read operations, the two sections of bitline are electrically connected.Type: GrantFiled: April 25, 2002Date of Patent: June 17, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Todd W. Mellinger, Jonathan E. Lachman, John Wuu
-
Patent number: 6552925Abstract: A pair of cross-coupled inverters that hold a digital state are powered by supplies that also function as row select and column bit lines. A method of reading and writing the digital state of an individual cell, row of cells, or column of cells by manipulating these row-supply or column-supply lines. Reads and writes may be performed on either a row or column basis. A method for reading and logically OR'ing or AND'ing an entire row or column of cells. A method for querying on a row or column basis to function as a content addressable memory (CAM).Type: GrantFiled: January 31, 2002Date of Patent: April 22, 2003Assignee: Hewlett Packard Development Company, L.P.Inventor: Robert J Brooks
-
Patent number: 6552924Abstract: A pair of cross-coupled inverters that hold a digital state are powered by supplies that also function as row select and column bit lines. A method of reading and writing the digital state of an individual cell, row of cells, or column of cells by manipulating these row-supply or column-supply lines. Reads and writes may be performed on either a row or column basis. A method for reading and logically OR'ing or AND'ing an entire row or column of cells. A method for querying on a row or column basis to function as a content addressable memory (CAM).Type: GrantFiled: January 31, 2002Date of Patent: April 22, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Robert J Brooks, Alexander J Neudeck
-
Patent number: 6549060Abstract: A dynamic logic multiplexer has pull-ups on its input signals that pull-up the input signals when not selected. This reduces leakage current that may contribute to incorrect switching of the output. The output stage of the multiplexer includes a latched dynamic node followed by two gain stages, and an open-drain output.Type: GrantFiled: June 19, 2002Date of Patent: April 15, 2003Assignee: Hewlett Packard Development Company, L.P.Inventors: Todd W. Mellinger, Jonathan E. Lachman, Michael Umphlett
-
Patent number: 6549924Abstract: An input number is applied to a look-up table that supplies three coefficients based upon certain bits of the input that define a series of bins. The first coefficient is fed directly to an adder that produces the output. The second coefficient is multiplied by a number corresponding to how far the input is from the edge of a bin. This number is then input to the adder that produces the output. The third coefficient is multiplied by a number that is the result of a curve-fit function of a number corresponding to how far the input is from the middle of a bin. This result is then input to the adder that produces the output. These three addends are aligned and summed to produce an output that corresponds within a certain precision of a chosen mathematical function of the input such as the mathematical inverse (1/x) or the mathematical inverse of the square root of the input.Type: GrantFiled: October 1, 1999Date of Patent: April 15, 2003Assignee: Hewlett-Packard CompanyInventor: Robert H Miller, Jr.
-
Patent number: 6507101Abstract: A low-cost EMI shield that fits around an integrated circuit package to absorb electromagnetic energy and dissipate it as heat. The shield is not ohmically conductive so it may contact electrically active conductors without affecting the operation of the circuit. EMI is prevented from being radiated by and around an integrated circuit package by a perimeter of material that is lossy to high-frequency electromagnetic currents. This perimeter is fitted around an integrated circuit package such that the gap between a heat sink or other top conductor and the printed circuit board is completely closed by the lossy material. This provides not only a line-of-sight obstruction to RF currents, but also provides a lossy return path to close the circuit loop for currents on the skin of the heat sink. Since the material is lossy, rather than purely conductive, it can be used with a less than perfect ground attachment.Type: GrantFiled: March 26, 1999Date of Patent: January 14, 2003Assignee: Hewlett-Packard CompanyInventor: Terrel L. Morris
-
Patent number: 6483348Abstract: Current pulse matchers monitor the wires of a static or precharge-pulldown bus. Each current pulse matcher monitors the wire that it is connected to. For a precharge-pulldown bus, if the wire has been discharged during the pulldown cycle of the bus, the precharge current pulse matcher does not consume any current. If, however, the wire was not discharged during the pulldown cycle of the bus, then the precharge current pulse matcher consumes an amount of current that approximates the amount of current used to precharge that wire had it been discharged. For a static bus, the current pulse matcher does not shunt current if the wire has not just made transition. Otherwise, the static bus current pulse matcher shunts an amount of current that may approximate the amount of current used to transition the bus signal from one logic state to another.Type: GrantFiled: October 24, 2000Date of Patent: November 19, 2002Assignee: Hewlett-Packard CompanyInventor: Samuel D. Naffziger
-
Patent number: 6467051Abstract: A system that can test individual components having tolerances on a circuit board without complete access to every node on the board is disclosed. The system uses a method that develops test limits from a model of the board, component tolerances, and a list of accessible nodes. A method of reducing the complexity of the test problem by limiting the number of components under consideration is also disclosed. A method of reducing the complexity of the test problem by limiting the number of nodes under consideration is also disclosed. A method of picking nodes to apply stimulus to a board is also disclosed. Finally, a method of correcting for certain parasitics associated with tester hardware is disclosed.Type: GrantFiled: October 9, 1998Date of Patent: October 15, 2002Assignee: Agilent Technologies, Inc.Inventors: Rodney A. Browen, Cherif Ahrikencheikh, William P. Darbie, John E. McDermid, Kay C. Lannen
-
Patent number: 6466056Abstract: A dynamic wide NOR gate with improved precharge node capacitance and leakage. This improves speed for many applications. Two precharge nodes are used instead of one. During the evaluate phase of the dynamic gate, the state of the two precharge nodes may be changed by a number of pulldown FETs. The state of these two precharge nodes are combined by a logic function that is enabled during the evaluate phase of the gate to produce a signal that is latched to produce the wide NOR gate output. This latched signal is also used to provide feedback to the precharge nodes to keep them from discharging due to parasitic effects such as the leakage current.Type: GrantFiled: March 2, 2001Date of Patent: October 15, 2002Assignee: Hewlett-Packard CompanyInventor: James R. Greener
-
Patent number: 6459318Abstract: A non-overlapping clock generator that has its dead time adjustable without a complete re-design and re-fabrication. Certain terminals of certain devices of the non-overlapping clock generator are connected only by metal layers. This allows the circuit of the non-overlapping clock generator to be changed, adjusting the dead time, by changing only the masks used to fabricate the metal layers. This allows non-overlapping clock generators on wafers that have been partially fabricated to have their dead times altered from the original design.Type: GrantFiled: March 22, 2001Date of Patent: October 1, 2002Assignee: Hewlett-Packard CompanyInventor: Jeffrey C Brauch
-
Patent number: 6457083Abstract: A communication channel that is accessible when the product is entirely assembled, but appears to be, and functions like, configuration jumpers to the end user. The communication channel utilizes the terminals of a configuration jumper block as communication paths to an interface device. The terminals of the configuration jumper block may be wired differently depending on the desired function (i.e. send data, receive data, etc.) of the terminals. The configuration information needed by the device is read from the terminals of the configuration block when the communication channel is not active. Switches on the interface device are used to set the configuration information. Configuration jumpers that can be used are the Master, Slave, and Cable Select signals for an ATAPI interface.Type: GrantFiled: June 2, 1999Date of Patent: September 24, 2002Assignee: Hewlett-Packard CompanyInventors: Bruce W Schober, Steven L Brittenham, Mark A Rau, William P Proctor