Patents Assigned to Interuniversitair Microelektronica Centrum (IMEC)
-
Patent number: 7445390Abstract: A method is described for providing a predetermined optical path in an optical module, the predetermined optical path being defined by predetermined optical characteristics for the optical module. a modifiable optical element is provided at a predetermined position in the optical module, thus generating an initial optical path of the optical module. The modifiable optical element comprising at least one optical interface in the initial optical path. An optical signal is detected from a radiation beam on the initial optical path of the optical module. The optical interface of the modifiable optical element is then physically modified to generate at least one modified optical interface of the modifiable optical element. The physical modification takes into account the detected optical signal so as to obtain substantially the predetermined optical characteristics for the optical module.Type: GrantFiled: September 20, 2006Date of Patent: November 4, 2008Assignees: Interuniversitair Microelektronica Centrum (IMEC), Universiteit Gent (RUG)Inventors: Bert Luyssaert, Kris Naessens, Ronny Bockstaele
-
Patent number: 7446164Abstract: A technique is described for the preparation of polymers according to a process in which the starting compound of formula (I) is polymerized in the presence of a base in an organic solvent. No end chain controlling agents are required during the polymerisation to obtain soluble precursor polymers. The precursor polymer such obtained comprises structural units of the formula (II). In a next step, the precursor polymer (II) is subjected to a conversion reaction towards a soluble or insoluble conjugated polymer by thermal treatment. The arylene or heteroarylene polymer comprises structural units of the formula III. In this process the dithiocarbamate group acts as a leaving group and permits the formation of a precursor polymer of structural formula (II), which has an average molecular weight from 5000 to 1000000 Dalton and is soluble in common organic solvents. The precursor polymer with structural units of formula (II) is thermally converted to the conjugated polymer with structural formula (III).Type: GrantFiled: July 18, 2007Date of Patent: November 4, 2008Assignees: Interuniversitair Microelektronica Centrum (IMEC), Limburgs Universitair CentrumInventors: Dirk Vanderzande, Laurence Lutsen, Anja Henckens, Kristof Colladet
-
Publication number: 20080268622Abstract: A method of forming a crystalline silicon layer on a microrough face of a substrate by reducing the microroughness of the face and then performing a metal induced crystallization process on the face is disclosed. The method further comprises, after metal induced crystallization and before removing the metal layer, removing silicon islands using the metal layer as a mask.Type: ApplicationFiled: May 1, 2008Publication date: October 30, 2008Applicant: Interuniversitair Microelektronica Centrum (IMEC)Inventor: Dries Van Gestel
-
Patent number: 7442635Abstract: The present invention is related to a method of producing a semiconductor device and the resulting device. The method is suitable in the first place for producing high power devices, such as High Electron Mobility Transistors (HEMT), in particular HEMT-devices with multiples source-gate-drain groups or multiple base bipolar transistors. According to the method, the interconnect between the source contacts is not produced by air bridge structures, but by etching vias through the semiconductor layer directly to the ohmic contacts and applying a contact layer on the backside of the device.Type: GrantFiled: January 30, 2006Date of Patent: October 28, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC)Inventors: Johan Das, Wouter Ruythooren
-
Patent number: 7439117Abstract: A method is described for designing a micro electromechanical device in which the risk of self-actuation of the device in use is reduced. The method includes locating a first conductor in a plane and locating a second conductor with its collapsible portion at a predetermined distance above the plane. The method also includes laterally offsetting the first conductor by a predetermined distance from a region of maximum actuation liability. The region of maximum actuation liability is where an attraction force to be applied to activate the device is at a minimum.Type: GrantFiled: December 23, 2005Date of Patent: October 21, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC)Inventors: Hendrikus Tilmans, Xavier Rottenberg
-
Patent number: 7440085Abstract: The invention relates to a method and apparatus for obtaining and analysing physical properties of a substance. Optical data and acoustical data are obtained for the substance and the data are used to apply a model of the optical/acoustical properties of the substance such that thereby any of the thickness, the density, the refractive index and composite related information such as the content of a certain component in the substance can be determined. If dynamic effects are studied, preferably data of simultaneously performed optical and acoustical measurements are used. An example is the use of data of surface plasmon resonance measurements and surface acoustic wave measurements to determine the water content in solutions of organic material.Type: GrantFiled: December 20, 2005Date of Patent: October 21, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC)Inventors: Jean-Michel Friedt, Andrew Campitelli, Laurent Francis
-
Publication number: 20080254605Abstract: One inventive aspect is related to a method of minimizing the final thickness of an interfacial oxide layer between a semiconductor material and a high dielectric constant material. The method comprises depositing a covering layer on the high dielectric constant material. The method further comprises removing adsorbed/absorbed water from the high dielectric constant material prior to depositing the covering layer. The removal of adsorbed/absorbed water is preferably done by a degas treatment. The covering layer may be a gate electrode or a spacer dielectric.Type: ApplicationFiled: April 16, 2007Publication date: October 16, 2008Applicants: Interuniversitair Microelektronica Centrum (IMEC), Intel CorporationInventors: David Brunco, Lars-Ake Ragnarsson, Stefan De Gendt, Zsolt Tokei
-
Patent number: 7432233Abstract: The invention relates to a method for cleaning semiconductor surfaces to achieve to removal of all kinds of contamination (particulate, metallic and organic) in one cleaning step. The method employs a cleaning solution for treating semiconductor surfaces which is stable and provokes less or no metal precipitation on the semiconductor surface.Type: GrantFiled: December 16, 2004Date of Patent: October 7, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC)Inventors: Rita De Waele, Rita Vos
-
Publication number: 20080241499Abstract: In the manufacture of electronic devices that use porous dielectric materials, the properties of the dielectric in a pristine state can be altered by various processing steps. In a method for restoring and preserving the pristine properties of a porous dielectric layer, a substrate is provided with a layer of processed porous dielectric on top, whereby the processed porous dielectric is at least partially exposed. A thin aqueous film is formed at least on the exposed parts of the processed porous dielectric. The exposed porous dielectric with the aqueous film is exposed to an ambient containing a mixture comprising at least one silylation agent and dense CO2, resulting in the restoration and preservation of the pristine properties of the porous dielectric.Type: ApplicationFiled: July 3, 2007Publication date: October 2, 2008Applicant: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC)Inventors: Fabrice Sinapi, Jan Alfons B. Van Hoeymissen
-
Publication number: 20080230856Abstract: An intermediate probe structure for atomic force microscopy is disclosed. The probe structure comprises a semiconductor substrate with one or more moulds formed on a surface of one side of the substrate. The probe structure further comprises one or more probe configurations formed on the one side of the semiconductor substrate, wherein each probe configuration comprises a contact region and at least one set of a probe tip and a cantilever. The probe structure further comprises one or more holders attached to each of the contact regions, wherein the surface area of each contact region is smaller in size than the surface area of the holder which is attached to the contact region.Type: ApplicationFiled: July 9, 2007Publication date: September 25, 2008Applicant: Interuniversitair Microelektronica Centrum (IMEC) vzwInventor: Marc Fouchier
-
Publication number: 20080224312Abstract: A device and a method for bonding elements are described. A first solder ball is produced on a main surface of a first element. A second solder ball is produced on a main surface of a second element. Contact is provided between the first solder ball and the second solder ball. The first and second elements are bonded by applying a reflow act whereby the solder balls melt and form a joined solder ball structure. Prior to the bonding, the first solder ball is laterally embedded in a first layer of non-conductive material and the second solder ball is laterally embedded in a second layer of non-conductive material, such that the upper part of the first solder ball and upper part of the second solder ball are not covered by the non-conductive material. A third solder volume is applied on one or both of the embedded first or second solder balls, prior to the bonding.Type: ApplicationFiled: May 23, 2008Publication date: September 18, 2008Applicant: Interuniversitair Microelektronica Centrum (IMEC)Inventor: Eric Beyne
-
Publication number: 20080229273Abstract: A method of designing a lithographic mask for use in lithographic processing of a substrate is disclosed. The lithographic processing comprises irradiating mask features of a lithographic mask using a predetermined irradiation configuration. In one aspect, the method comprises obtaining an initial design for the lithographic mask comprising a plurality of initial design features having an initial position. The method further comprises applying at least one shift to at least one initial design feature and deriving there from an altered design so as to compensate for shadowing effects when irradiating the substrate using a lithographic mask corresponding to the altered design in the predetermined irradiation configuration. Also disclosed herein are a corresponding design, a method of setting up lithographic processing, a system for designing a lithographic mask, a lithographic mask, and a method of manufacturing it.Type: ApplicationFiled: February 21, 2008Publication date: September 18, 2008Applicants: Interuniversitair Microelektronica Centrum (IMEC) vzw, Samsung Electronics Co., Ltd.Inventors: Gian Francesco Lorusso, In Sung Kim, Byeong Soo Kim, Anne-Marie Goethals, Rik Jonckheere, Jan Hermans
-
Publication number: 20080217181Abstract: The present invention relates to a method for obtaining monocrystalline or single crystal nanowires. Said nanowires are grown in a pattern making use of electro-chemical deposition techniques. Most preferred, the electrolytic bath is based on chlorides and has an acidic pH. Single element as well as combinations of two elements nanowires can be grown. Depending on the element properties the obtained nanowire can have metallic (conductive) or semi-metallic (semi-conductive) properties. The observed nanowire growth presents an unusual behavior compared to the classical nanowire template-assisted growth where a cap is formed as soon as the metal grows out of the pattern. Under given conditions of bath composition and potential (current) settings the nanowires grow out of the pattern up to a few microns without any significant lateral overgrowth.Type: ApplicationFiled: May 8, 2007Publication date: September 11, 2008Applicants: Interuniversitair Microelektronica Centrum (IMEC), Katholieke Univeriteit Leuven (KUL)Inventors: Geoffroy Hautier, Philippe M. Vereecken
-
Publication number: 20080219080Abstract: Disclosed herein are memory devices comprising a plurality of memory cells to which a standby voltage is to be supplied during standby mode to avoid loss of data, and methods of operating said memory devices, the methods comprising: (a) determining an actual value of a bit integrity parameter of the memory cells; (b) comparing said actual value with a predetermined minimal value of the bit integrity parameter which takes into account possible variations in cell properties as a result of process variations; and (c) adjusting the standby voltage towards a more optimal value based on the result of the comparison in such a way that said bit integrity parameter determined for said more optimal value of the standby voltage approaches the predetermined minimal value. The circuitry for measuring the bit integrity parameter preferably comprises a plurality of replica test cells which are added to the memory matrix.Type: ApplicationFiled: January 25, 2008Publication date: September 11, 2008Applicants: Interuniversitair Microelektronica Centrum (IMEC), Katholieke Universiteit LeuvenInventors: Peter Geens, Wim Dehaene
-
Patent number: 7422019Abstract: The invention relates to a method for cleaning semiconductor surfaces to achieve to removal of all kinds of contamination (particulate, metallic and organic) in one cleaning step. The method employs a cleaning solution for treating semiconductor surfaces which is stable and provokes less or no metal precipitation on the semiconductor surface.Type: GrantFiled: June 27, 2006Date of Patent: September 9, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC) vzwInventors: Rita De Waele, Rita Vos
-
Publication number: 20080213689Abstract: A method is disclosed for lithographic processing. In one aspect, the method comprises obtaining a resist material with predetermined resist properties. The method further comprises using the resist material for providing a resist layer on the device to be lithographic processed. The method further comprises illuminating the resist layer according to a predetermined pattern to be obtained. The obtained resist material comprises a tuned photo-acid generator component and/or a tuned quencher component and/or a tuned acid mobility as to reduce watermark defects on the lithographic processed device. In another aspect, a corresponding resist material, a set of resist materials, use of such materials and a method for setting up a lithographic process are disclosed.Type: ApplicationFiled: September 27, 2007Publication date: September 4, 2008Applicant: Interuniversitair Microelektronica Centrum (IMEC) vzwInventors: Michael Kocsis, Roel Gronheid, Akimasa Soyano
-
Patent number: 7415902Abstract: Methods for the quantification of hydrophilic properties of a porous material, as well as determining a depth of damage of a porous material are disclosed. An example method includes performing a first ellipsometric measurement on the porous material using a first adsorptive having a first wetting angle. The example method further includes performing a second ellipsometric measurement on the porous material using a second adsorptive having a second wetting angle, wherein the first and second wetting angles are different towards the porous material. The hydrophilic properties of the porous material are determined based, at least in part, on the first and second ellipsometric measurements.Type: GrantFiled: April 13, 2006Date of Patent: August 26, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC vzw)Inventors: Mikhail Baklanov, Konstantin Mogilnikov, Quoc Toan Le
-
Publication number: 20080191286Abstract: The present disclosure provides a dual workfunction semiconductor device and a method for manufacturing a dual workfunction semiconductor device. The method comprises providing a device on a first region and a device on a second region of a substrate. According to embodiments described herein, the method includes providing a dielectric layer onto the first and second region of the substrate, the dielectric layer on the first region being integrally deposited with the dielectric layer on the second region, and providing a gate electrode on top of the dielectric layer on both the first and second regions, the gate electrode on the first region being integrally deposited with the gate electrode on the second region.Type: ApplicationFiled: January 10, 2008Publication date: August 14, 2008Applicants: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC), TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shou-Zen Chang, Hong Yu Yu, Anabela Veloso, Rita Vos, Stefan Kubicek, Serge Biesemans, Raghunath Singanamalla, Anne Lauwers, Bart Onsia
-
Publication number: 20080185632Abstract: Non-volatile memory devices are disclosed. In a first example non-volatile memory device, programming and erasing of the memory device is performed through the same insulating barrier without the use of a complex symmetrical structure. In the example device, programming is accomplished by tunneling negative charge carriers from a charge supply region to a charge storage region. Further in the example device, erasing is accomplished by tunneling positive carriers from the charge supply region to the charge storage region. In a second example non-volatile memory device, a charge storage region with spatially distributed charge storage region is included. Such a charge storage region may be implemented in the first example memory device or may be implemented in other memory devices. In the second example device, programming is accomplished by tunneling negative charge carriers from a charge supply region to the charge storage region.Type: ApplicationFiled: October 29, 2007Publication date: August 7, 2008Applicant: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC)Inventors: Bogdan Govoreanu, Maarten Rosmeulen, Pieter Blomme
-
Publication number: 20080179742Abstract: The present disclosure relates to methods and solutions for growing metal charge-transfer salts on a metal surface, such as a metal layer at the bottom of a via hole. The method makes use of a solution comprising a salt additive. The temperature during growth is in the range of ?100° C. to +100° C. The method allows controlled growth of the metal charge transfer salt inside via hole while limiting growth outside the via hole. The method further limits corrosion of the metallic connections at the bottom of the via hole.Type: ApplicationFiled: July 24, 2007Publication date: July 31, 2008Applicant: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM (IMEC)Inventors: Robert Muller, Jan Genoe