Patents Examined by Cuong B Nguyen
-
Patent number: 11916087Abstract: An array substrate includes a substrate, a barrier layer disposed on the substrate, a buffer layer disposed on the barrier layer, a first insulating layer disposed on the buffer layer, a second insulating layer disposed on the first insulating layer, a plurality of wiring patterns disposed between the first insulating layer and the second insulating layer and/or on the second insulating layer. In addition, the wiring patterns are separated from each other, and extend toward a side of the substrate. The array substrate further includes a recess pattern disposed adjacent the wiring patterns and recessed from a top surface of the second insulating layer to expose at least part of a top surface of the substrate, and an organic insulating layer disposed on the second insulating layer and exposing at least part of a portion of the top surface of the substrate which is exposed by the recess pattern.Type: GrantFiled: January 31, 2022Date of Patent: February 27, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventor: Won Kyu Kwak
-
Patent number: 11916140Abstract: Provided is a compound semiconductor device. The compound semiconductor device according to embodiments of the inventive concept includes a first semiconductor layer having a fin extending in a first direction on a substrate, an upper gate electrode extending in a second direction perpendicular to the first direction on the first semiconductor layer, a second semiconductor layer disposed between a sidewall of the fin and the upper gate electrode, a dielectric layer disposed between a top surface of the fin and the upper gate electrode, and a lower gate structure connected to a bottom surface of the first semiconductor layer by passing through the substrate.Type: GrantFiled: October 22, 2021Date of Patent: February 27, 2024Assignee: Electronics and Telecommunications Research InstituteInventors: Sungjae Chang, Hokyun Ahn, Hyunwook Jung
-
Patent number: 11908937Abstract: Vertical transport field-effect transistors are formed on active regions wherein the active regions each include a wrap-around metal silicide contact on vertically extending side walls of the active region. Such wrap-around contacts form self-aligned and reliable strapping for SRAM bottom nFET and pFET source/drain regions. Buried contacts of SRAM cells may be used to strap the wrap-around metal silicide contacts with the gates of inverters thereof. Wrap-around metal silicide contacts provide additional contacts for logic FETs and reduce parasitic bottom source/drain resistance.Type: GrantFiled: July 15, 2021Date of Patent: February 20, 2024Assignee: International Business Machines CorporationInventors: Xin Miao, Kangguo Cheng, Chen Zhang, Wenyu Xu
-
Patent number: 11894462Abstract: A semiconductor device includes one or more fins. Each fin includes a top channel portion formed from a channel material, a middle portion, and a bottom substrate portion formed from a same material as an underlying substrate. An oxide layer is formed between the bottom substrate portion of each fin and the isolation layer, with a space between a sidewall of at least a top portion of the isolation dielectric layer and an adjacent sidewall of the one or more fins, above the oxide layer. A gate dielectric, protruding into the space and in contact with the middle portion, is formed over the one or more fins and has a portion formed from a material different from the oxide layer.Type: GrantFiled: October 26, 2021Date of Patent: February 6, 2024Assignee: Adeia Semiconductor Solutions LLCInventors: Huiming Bu, Kangguo Cheng, Dechao Guo, Sivananda K. Kanakasabapathy, Peng Xu
-
Patent number: 11894360Abstract: A semiconductor device includes a slit pattern and a trench pattern disposed to extend substantially in parallel with each other in a first direction and channel plugs between the slit pattern and the trench pattern. The channel plugs include a first channel plug adjacent to the slit pattern. A top surface shape of the first channel plug is an elliptical shape. A long axis direction of the first channel plug and the first direction form an acute angle.Type: GrantFiled: August 19, 2021Date of Patent: February 6, 2024Assignee: SK hynix Inc.Inventor: Jang Won Kim
-
Patent number: 11894440Abstract: Disclosed a silicon carbide MOSFET device and manufacturing method thereof. The method includes: forming a patterned first barrier layer on an upper surface of the substrate; forming a base region of a second doping type extending from the upper surface to an inside of the substrate through oblique implantation in a first ion implantation process by using a first barrier layer as a mask; forming a source region of the first doping type in the substrate; forming a contact region of the second doping type in the substrate; and forming a gate structure, an implantation angle of the first ion implantation process is adjusted so that the base region extends below a part of the first barrier layer. The method of the present disclosure not only reduces one photoetching process and saves cost, but also realizes a short channel and reduces an on-resistance of the device.Type: GrantFiled: September 20, 2021Date of Patent: February 6, 2024Assignee: HANGZHOU SILICON-MAGIC SEMICONDUCTOR TECHNOLOGY CO., LTD.Inventors: Jiakun Wang, Hui Chen
-
Patent number: 11888048Abstract: A method of forming a semiconductor structure includes forming a first nanosheet stack and a second nanosheet stack on a semiconductor substrate. The first nanosheet stack includes a plurality of alternating first sacrificial layers and first channel layers. The first sacrificial layers each define a first sacrificial height. The second nanosheet stack includes a plurality of alternating second sacrificial layers and second channel layers. The second sacrificial layers each define a second sacrificial height greater than the first sacrificial height of the first sacrificial layers. The method further includes removing the first and second sacrificial layers respectively from the first and second nanosheet stacks. A metal gate is deposited over the first and second nanosheet stacks to form respective first and second nanosheet transistor structures.Type: GrantFiled: November 9, 2021Date of Patent: January 30, 2024Assignee: International Business Machines CorporationInventors: Shahab Siddiqui, Koji Watanabe, Charlotte DeWan Adams, Kai Zhao, Daniel James Dechene, Rishikesh Krishnan
-
Patent number: 11887888Abstract: Methods of forming metal interconnections of an integrated circuit include electroplating two or more metal layers over a metal seed layer, rinsing each of the metal layers with deionized water after the electroplating, and drying each of the metal layers after the rinsing. After forming a last metal layer, the two or more metal layers are annealed thereby forming a final metal layer, resulting in a low defect density of the final metal layer.Type: GrantFiled: June 28, 2021Date of Patent: January 30, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Peter John Holverson, Sudtida Lavangkul
-
Patent number: 11887860Abstract: Techniques are disclosed for forming integrated circuit structures having a plurality of semiconductor fins, which in turn can be used to form non-planar transistor structures. The techniques include a mid-process removal of one or more partially-formed fins. The resulting integrated circuit structure includes a plurality of semiconductor fins having relatively uniform dimensions (e.g., fin width and trough depth). In an embodiment, the fin forming procedure includes partially forming a plurality of fins, using a selective etch stop built into the semiconductor structure in which the fins are being formed. One or more of the partially-formed fins are removed via sacrificial fin cut mask layer(s). After fin removal, the process continues by further etching trenches between the partially-formed fins (deep etch) to form portion of fins that will ultimately include transistor channel portion. A liner material may be deposited to protect the partially-formed fins during this subsequent deep trench etch.Type: GrantFiled: September 18, 2017Date of Patent: January 30, 2024Assignee: Intel CorporationInventors: Mehmet O. Baykan, Anurag Jain, Szuya S. Liao
-
Patent number: 11881468Abstract: An anisotropic conductive film (ACF) is formed with an ordered array of discrete regions that include a conductive carbon-based material. The discrete regions, which may be formed at small pitch, are embedded in at least one adhesive dielectric material. The ACF may be used to mechanically and electrically interconnect conductive elements of initially-separate semiconductor dice in semiconductor device assemblies. Methods of forming the ACF include forming a precursor structure with the conductive carbon-based material and then joining the precursor structure to a separately-formed structure that includes adhesive dielectric material to be included in the ACF. Sacrificial materials of the precursor structure may be removed and additional adhesive dielectric material formed to embed the discrete regions with the conductive carbon-based material in the adhesive dielectric material of the ACF.Type: GrantFiled: November 22, 2021Date of Patent: January 23, 2024Assignee: Micron Technology, Inc.Inventors: Eiichi Nakano, Mark E. Tuttle
-
Patent number: 11882769Abstract: A magnetoresistive random access memory (MRAM) structure is provided in the present invention, including multiple MRAM cells, and an atomic layer deposition dielectric layer between and at outer sides of the MRAM cells, wherein the material of top electrode layer is titanium nitride, and the nitrogen percentage is greater than titanium percentage and further greater than oxygen percentage in the titanium nitride, and the nitrogen percentage gradually increases inward from the top surface of top electrode layer to a depth and then start to gradually decrease to a first level and then remains constant, and the titanium percentage gradually decreases inward from the top surface of top electrode layer to the depth and then start to gradually increase to a second level and then remains constant.Type: GrantFiled: April 25, 2021Date of Patent: January 23, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Bo-Yun Huang, Wen-Wen Zhang, Kun-Chen Ho
-
Patent number: 11875987Abstract: A method of increasing the surface area of a contact to an electrical device that in one embodiment includes forming a contact stud extending through an intralevel dielectric layer to a component of the electrical device, and selectively forming a contact region on the contact stud. The selectively formed contact region has an exterior surface defined by a curvature and has a surface area that is greater than a surface area of the contact stud. An interlevel dielectric layer is formed on the intralevel dielectric layer, wherein an interlevel contact extends through the interlevel dielectric layer into direct contact with the selectively formed contact region.Type: GrantFiled: May 20, 2021Date of Patent: January 16, 2024Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence A. Clevenger, Baozhen Li, Kirk D. Peterson, Terry A. Spooner, Junli Wang
-
Patent number: 11871626Abstract: Provided are a display panel and a display device. The display panel includes: a base substrate including a display area and a peripheral area; a plurality of sub-pixels; a driving circuit; a power line; a connection layer electrically connected to the power line and located on one side of the driving circuit and the power line away from the base substrate, an orthographic projection of the connection layer on the base substrate partially overlaps with that of the driving circuit on the base substrate, and a minimum distance between an edge of the orthographic projection of the connection layer on the base substrate close to the display area and an edge of an orthographic projection of an anode, which is closest to an edge of the display area of a plurality of anodes of the sub-pixels, on the base substrate ranges from 150 to 250 microns; and a cathode.Type: GrantFiled: June 30, 2020Date of Patent: January 9, 2024Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Jie Dai, Yi Qu, Pengfei Yu, Sen Du, Li Song, Lu Bai
-
Patent number: 11871568Abstract: A semiconductor device includes a source structure penetrated by a first penetrating portion, a first stack structure disposed on the source structure and penetrated by a second penetrating portion overlapping the first penetrating portion.Type: GrantFiled: August 5, 2021Date of Patent: January 9, 2024Assignee: SK hynix Inc.Inventors: Jin Won Lee, Nam Jae Lee
-
Patent number: 11862677Abstract: A semiconductor device includes a semiconductor part, a first electrode and control electrodes at the front side of the semiconductor part. The semiconductor part includes first to fourth layers, first and third layers being of a first conductivity type, second and fourth layers being of a second conductivity type. The control electrodes are provided in a plurality of trenches, respectively. The control electrodes include a first control electrode, and a second control electrode next to the first control electrode. The second layer is provided between the first layer and the first electrode. The third and fourth layers are provided between the second layer and the first electrode. The semiconductor part further includes a first region partially provided between the first and second layers. The first region is provided between the first and third layers, the first region including a material having a lower thermal conductivity than the first layer.Type: GrantFiled: July 26, 2021Date of Patent: January 2, 2024Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Takeshi Suwa, Tomoko Matsudai, Yoko Iwakaji, Hiroko Itokazu
-
Patent number: 11862684Abstract: A recycle wafer of silicon carbide has a silicon carbide substrate and a first silicon carbide layer. The silicon carbide substrate has a first main surface and a second main surface opposite to the first main surface. The first silicon carbide layer is in contact with the first main surface. The silicon carbide substrate includes a substrate region that is within 10 ?m from the first main surface toward the second main surface. In a direction perpendicular to the first main surface, a value obtained by subtracting a value that is three times a standard deviation of a nitrogen concentration in the substrate region from an average value of the nitrogen concentration in the substrate region is greater than a minimum value of a nitrogen concentration in the first silicon carbide layer.Type: GrantFiled: September 26, 2019Date of Patent: January 2, 2024Assignee: Sumitomo Electric Industries, Ltd.Inventors: Tsubasa Honke, Kyoko Okita
-
Patent number: 11862669Abstract: An embodiment relates to a device comprising a first section and a second section. The first section comprises a first metal oxide semiconductor (MOS) interface comprising a first portion and a second portion. The first portion comprises a first contact with a horizontal surface of a semiconductor substrate and the second portion comprises a second contact with a trench sidewall of a trench region of the semiconductor substrate. The second section comprises one of a second metal oxide semiconductor (MOS) interface and a metal region. The second MOS interface comprises a third contact with the trench sidewall of the trench region. The metal region comprises a fourth contact with a first conductivity type drift layer. The first section and the second section are located contiguously within the device along a lateral direction.Type: GrantFiled: July 14, 2022Date of Patent: January 2, 2024Assignee: GeneSiC Semiconductor Inc.Inventors: Siddarth Sundaresan, Ranbir Singh, Jaehoon Park
-
Patent number: 11862682Abstract: A semiconductor device includes a substrate including an active region in a first direction, a plurality of channel layers on the active region and disposed in a direction perpendicular to an upper surface of the substrate, a gate electrode respectively surrounding the plurality of channel layers, and a source/drain structure respectively disposed on both sides of the gate electrode in the first direction and connected to each of the plurality of channel layers. The gate electrode extends in a second direction crossing the first direction. The gate electrode includes an overlapped portion in a region of the gate electrode on an uppermost channel layer of the plurality of channel layers. The overlapped portion of the gate electrode overlaps the source/drain structure in the first direction and has a side surface inclined toward the upper surface of the substrate.Type: GrantFiled: October 27, 2021Date of Patent: January 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jihye Yi, Moonseung Yang, Jungtaek Kim
-
Patent number: 11855206Abstract: A semiconductor device includes first and second metal layers, a dielectric layer, first, second, and third semiconductor regions, a first control electrode, and a first electrode. The dielectric layer is located on the first metal layer. The second metal layer is located on the dielectric layer, and electrically connected with the first metal layer. The first semiconductor region is located on the second metal layer and electrically connected with the second metal layer. The second semiconductor region is located on the first semiconductor region. The third semiconductor region is located on the second semiconductor region. The first control electrode faces the second semiconductor region via a first insulating film. The first electrode is located on the third semiconductor region and the first control electrode, electrically connected with the third semiconductor region, and insulated from the first control electrode by a first insulating portion.Type: GrantFiled: September 1, 2021Date of Patent: December 26, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Masataka Ino
-
Patent number: 11855136Abstract: A super junction semiconductor device includes a substrate of a first conductive type, an epitaxial layer disposed on the substrate, a plurality of pillars extending in a vertical direction and each being alternately arranged within the epitaxial layer, gate structures disposed on the epitaxial layer in the active region, a reverse recovery layer of a second conductive type, the reverse recovery layer disposed on both the pillars and the epitaxial layer and in the transition region to distribute a reverse recovery current, and at least one high concentration region surrounding an upper portion of at least one of the pillars in the peripheral region, the high concentration region having a horizontal width greater than that of one of the pillars provided in the transition region. Thus, a breakdown voltage may be inhibited from decreasing in the peripheral region.Type: GrantFiled: August 30, 2021Date of Patent: December 26, 2023Assignee: DB HITEK CO., LTD.Inventors: Ji Eun Lee, Jae Hyun Kim