Patents Examined by Fernando L. Toledo
-
Patent number: 11784151Abstract: Examples herein include die to metallization structure connections that eliminate the solder joint to reduce the resistance and noise on the connection. In one example, a first die is attached to a metallization layer by a plurality of copper interconnections and a second is attached to the metallization layer opposite the first die through another plurality of copper interconnections. In this example, the copper interconnects may connect the respective die to a metallization structure in the metallization layer.Type: GrantFiled: July 22, 2020Date of Patent: October 10, 2023Assignee: QUALCOMM INCORPORATEDInventors: Aniket Patil, Hong Bok We, Marcus Hsu
-
Patent number: 11776982Abstract: An image sensor chip includes a lower chip, an upper chip stacked on the lower chip and including a photoelectric element, a via hole penetrating through the upper chip and penetrating through at least a portion of the lower chip, and a conductive connection layer electrically connecting the lower chip and the upper chip to each other in the via hole. The upper chip includes an upper substrate, an upper isolation layer and an upper element on the upper substrate, a connection contact plug, and a multilayer interconnection line electrically connected to the connection contact plug. A distance between an upper surface of the connection contact plug and an upper surface of the upper isolation layer is greater than a distance between an upper surface of an upper gate electrode of the upper element and an upper surface of the upper isolation layer.Type: GrantFiled: December 28, 2020Date of Patent: October 3, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Minho Jang, Doowon Kwon, Dongchan Kim, Bokwon Kim, Kyungrae Byun, Jungchak Ahn, Hyunyoung Yeo
-
Patent number: 11769766Abstract: An integrated circuit structure includes: an integrated circuit structure includes: a first plurality of cell rows extending in a first direction, and a second plurality of cell rows extending in the first direction. Each of the first plurality of cell rows has a first row height and comprises a plurality of first cells disposed therein. Each of the second plurality of cell rows has a second row height different from the first row height and comprises a plurality of second cells disposed therein. The plurality of first cells comprises a first plurality of active regions each of which continuously extends across the plurality of first cells in the first direction. The plurality of second cells comprises a second plurality of active regions each of which continuously extends across the plurality of second cells in the first direction. At least one active region of the first and second pluralities of active regions has a width varying along the first direction.Type: GrantFiled: January 26, 2022Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kam-Tou Sio, Jiann-Tyng Tzeng, Chung-Hsing Wang, Yi-Kan Cheng
-
Patent number: 11769732Abstract: An integrated circuit (IC) with reconstituted die interposer for improved connectivity has at least one device or component mounted on an exterior upper surface that couples to a die in an interposer layer within the package. The interposer layer may have interconnect structures, where a first interconnect structure has vias of a first pitch and a second interconnect structure has vias of a second pitch greater than the first pitch. In this manner, the interposer layer acts as a device that can allow conductive coupling for other devices with those pitches to support interconnections between those devices and other devices within the interposer layer.Type: GrantFiled: September 17, 2020Date of Patent: September 26, 2023Assignee: QUALCOMM INCORPORATEDInventors: Jonghae Kim, Aniket Patil
-
Patent number: 11749657Abstract: The present disclosure provides a fan-out chip packaging structure and a method to fabricate the fan-out chip package. The fan-out chip packaging structure includes a first redistribution layer, a second redistribution layer, metal connecting posts, a semiconductor chip, a first packaging layer, a stacked chip package, a passive element, a filling layer, a metal bumps, and a second packaging layer. By means of the present disclosure, various chips having different functions can be integrated into one package structure, thereby improving the integration level of the fan-out packaging structure. By means of the first redistribution layer, the second redistribution layer, and the metal connecting posts, a three-dimensional vertically stacked package is achieved.Type: GrantFiled: September 15, 2021Date of Patent: September 5, 2023Assignee: SJ Semiconductor (Jiangyin) CorporationInventors: Yenheng Chen, Chengchung Lin
-
Patent number: 11742403Abstract: According to one embodiment, a semiconductor device includes first to third electrodes, a semiconductor member, a first conductive member, and an insulating part region. The second electrode includes a first electrode portion. The semiconductor member includes a first semiconductor region. The first semiconductor region includes first to third partial regions. The first partial region is between the first electrode and the first electrode portion. The second partial region is between the first and third electrodes. The third partial region is between the first partial region and the first electrode portion. The third partial region includes first and second positions. The second position is between the first partial region and the first position. The first conductive member includes first and second portions. The first portion is between the second partial region and the third electrode. The insulating part region includes first and second insulating regions.Type: GrantFiled: August 11, 2021Date of Patent: August 29, 2023Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Hiro Gangi, Yusuke Kobayashi, Hiroki Nemoto
-
Patent number: 11742266Abstract: A method comprises removing a portion of molding compound from a side of a package structure by a laser ablation process to create an opening that exposes a portion of a conductive clip, depositing solder paste on the exposed portion of the conductive clip, and reflowing the solder paste. The laser ablation process in one example is a pulsed laser ablation process that includes raster scanning a laser along a portion of the side of the package structure to create the opening. Depositing the solder paste in one example includes performing a dispense process or a screening process that deposits solder paste in the opening onto the exposed portion of the conductive clip.Type: GrantFiled: December 12, 2019Date of Patent: August 29, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Laura May Antoinette Dela Paz Clemente, James Raymond Maliclic Baello
-
Patent number: 11735613Abstract: A photoelectric conversion apparatus includes a semiconductor layer including a photoelectric conversion portion, a charge holding portion configured to hold electric charge generated from the photoelectric conversion portion, and a charge detection portion to which the electric charge held by the charge holding portion is transferred. A gate electrode of a transistor and a light shielding film including a first portion covering the charge holding portion and a second portion covering an upper surface of the gate electrode are disposed above the semiconductor layer. The distance between the second portion of the light shielding film and the upper surface of the gate electrode is greater than the distance between the first portion of the light shielding film and the semiconductor layer.Type: GrantFiled: January 20, 2021Date of Patent: August 22, 2023Assignee: Canon Kabushiki KaishaInventors: Toshiyuki Ogawa, Hajime Ikeda
-
Patent number: 11728410Abstract: A semiconductor device includes a substrate having a trench, a conductive pattern in the trench, a spacer structure on a side surface of the conductive pattern, and a buried contact including a first portion apart from the conductive pattern by the spacer structure and filling a contact recess, and a second portion on the first portion having a pillar shape with a width smaller than that of a top surface of the first portion. The spacer structure includes a first spacer extending along the second portion of the buried contact on the first portion of the buried contact and contacting the buried contact, a second spacer extending along the first spacer, and a third spacer extending along the side surface of the conductive pattern and the trench and apart from the first spacer by the second spacer, the first spacer includes silicon oxide, and the second spacer includes silicon nitride.Type: GrantFiled: June 4, 2021Date of Patent: August 15, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jin A. Kim, Ho-In Ryu, Jae Won Na
-
Patent number: 11730002Abstract: A display device includes a first bank and a second bank spaced apart from each other on a substrate, at least one semiconductor layer disposed between the first bank and the second bank, a first electrode disposed on the first bank and electrically connected to a part of the at least one semiconductor layer, an organic functional layer disposed on another part of the semiconductor layer and comprising at least an organic light emitting layer, and a second electrode disposed on the organic functional layer.Type: GrantFiled: July 22, 2021Date of Patent: August 15, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Je Won Yoo, In Hyuk Kim
-
Patent number: 11728280Abstract: In one example, an electronic device includes a substrate comprising a substrate top side, a substrate bottom side, and outward terminals. An electronic component is connected to the outward terminals. External interconnects are connected to the outward terminals and include a first external interconnect connected to a first outward terminal. A lower shield is adjacent to the substrate bottom side and is laterally between the external interconnects. The lower shield is electrically isolated from the first external interconnect by one or more of 1) a dielectric buffer interposed between the lower shield and the first external interconnect; or 2) the lower shield including a first part and a second part, the first part being laterally separated from the second part by a first gap, wherein the first part laterally surrounds lateral sides of the first external interconnect; and the second part is vertically interposed between the first outward terminal and the first external interconnect.Type: GrantFiled: January 15, 2021Date of Patent: August 15, 2023Assignee: Amkor Technology Singapore Holding Pte. Lid.Inventors: Min Won Park, Tae Yong Lee, Ji Hun Yi, Cheol Ho Lee
-
Patent number: 11721680Abstract: A semiconductor package includes a package substrate, a plurality of memory stacks, at least one processor chip and one or more heat dissipation structures. The memory stacks are disposed on the package substrate. The memory stacks are spaced apart from each other by a predetermined distance. The processor chip is disposed on the memory stacks to be partially overlapped with each of the memory stacks. The heat dissipation structure is disposed on the upper surfaces of the memory stacks.Type: GrantFiled: June 30, 2021Date of Patent: August 8, 2023Assignee: SK hynix Inc.Inventors: Yeon Seung Jung, Jong Hoon Kim
-
Patent number: 11723223Abstract: A pixel, is provided the pixel comprising: a photodiode structure built on top of an integrated circuit generating a charge; the integrated circuit comprising at least one semiconductor material and at least one interconnect layer; the at least one interconnect layer comprises an interconnect to facilitate charge flowing into a collection node disposed in the semiconductor material; the interconnect being in contact with a doped contact diffusion disposed proximate to the collection node; a transfer transistor disposed between the collection node and a conversion node, the conversion node coupled to an active transistor; the pixel having a reset configured to reset the conversion node.Type: GrantFiled: January 26, 2021Date of Patent: August 8, 2023Assignee: BAE Systems Imaging Solutions Inc.Inventor: Robert Daniel McGrath
-
Patent number: 11723240Abstract: A display panel includes a first display area including first light emitting areas and a second display area adjacent to the first display area and including second light emitting areas and a signal transmission area; a base substrate; a circuit element layer disposed on the base substrate; a light blocking pattern disposed between the base substrate and the circuit element layer, overlapping the first and second light emitting areas, and having a first opening corresponding to the signal transmission area; and a light emitting element layer disposed on the circuit element layer and including a first electrode overlapping the first and second light emitting areas, a light emitting layer disposed on the first electrode, and a second electrode overlapping the first and second light emitting areas. The signal transmission area has a second transmittance that is higher than a first transmittance of the second light emitting areas.Type: GrantFiled: January 13, 2021Date of Patent: August 8, 2023Assignee: Samsung Display Co., Ltd.Inventors: Eon Seok Oh, Woosik Jeon, Jungmin Choi, Junkyeong Jeong, Seungsoo Hong
-
Patent number: 11715727Abstract: Various packages and methods of forming packages are discussed. According to an embodiment, a package includes a processor die at least laterally encapsulated by an encapsulant, a memory die at least laterally encapsulated by the encapsulant, and a redistribution structure on the encapsulant. The processor die is communicatively coupled to the memory die through the redistribution structure. According to further embodiments, the memory die can include memory that is a cache of the processor die, and the memory die can comprise dynamic random access memory (DRAM).Type: GrantFiled: August 16, 2021Date of Patent: August 1, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Der-Chyang Yeh, An-Jhih Su
-
Patent number: 11715714Abstract: In one example, a semiconductor device structure relates to an electronic device, which includes a device top surface, a device bottom surface opposite to the device top surface, device side surfaces extending between the device top surface and the device bottom surface, and pads disposed over the device top surface. Interconnects are connected to the pads, and the interconnects first regions that each extend from a respective pad in in an upward direction, and second regions each connected to a respective first region, wherein each second region extends from the respective first region in a lateral direction. The interconnects comprise a redistribution pattern on the pads. Other examples and related methods are also disclosed herein.Type: GrantFiled: August 20, 2021Date of Patent: August 1, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Yeong Beom Ko, Jo Hyun Bae, Sung Woo Lim, Yun Ah Kim
-
Patent number: 11710688Abstract: A semiconductor package structure includes a frontside redistribution layer, a stacking structure, a backside redistribution layer, a first intellectual property (IP) core, and a second IP core. The stacking structure is disposed over the frontside redistribution layer and comprises a first semiconductor die and a second semiconductor die over the first semiconductor die. The backside redistribution layer is disposed over the stacking structure. The first IP core is disposed in the stacking structure and is electrically coupled to the frontside redistribution layer through a first routing channel. The second IP core is disposed in the stacking structure and is electrically coupled to the backside redistribution layer through a second routing channel, wherein the second routing channel is separated from the first routing channel and electrically insulated from the frontside redistribution layer.Type: GrantFiled: June 30, 2021Date of Patent: July 25, 2023Assignee: MEDIATEK INC.Inventors: Hsing-Chih Liu, Zheng Zeng, Che-Hung Kuo
-
Patent number: 11710673Abstract: A semiconductor package including a first package substrate, a first semiconductor chip on the first package substrate, a first conductive connector on the first package substrate and laterally spaced apart from the first semiconductor chip, an interposer substrate on the first semiconductor chip and electrically connected to the first package substrate through the first conductive connector, the interposer substrate including a first portion overlapping the first semiconductor chip and a plurality of upper conductive pads in the first portion, a plurality of spacers on a lower surface of the first portion of the interposer substrate and positioned so as not to overlap the plurality of upper conductive pads in a plan view, and an insulating filler between the interposer substrate and the first package substrate may be provided.Type: GrantFiled: July 15, 2021Date of Patent: July 25, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Choongbin Yim, Dongwook Kim, Hyunki Kim, Jongbo Shim, Jihwang Kim, Sungkyu Park, Yongkwan Lee, Byoungwook Jang
-
Patent number: 11710662Abstract: Multiple wide bandgap semiconductor wafers, each having active circuitry and an epitaxially formed backside drain contact layer, may be constructed from a single bulk semiconductor substrate by: forming foundational layers on the top of the bulk substrate via epitaxy; forming active circuitry atop the foundational layers; laser treating the backside of the bulk substrate to create a cleave line in one of the foundational layers; and exfoliating a semiconductor wafer from the bulk substrate, where the exfoliated semiconductor wafer contains the active circuits and at least a portion of the foundational layers. Wafers containing the foundational layers without complete active devices may be produced in a similar manner. The foundational layers may comprise a drain contact layer and a drift layer, and may additionally include a buffer layer between the drain contact layer and the drift layer.Type: GrantFiled: September 23, 2020Date of Patent: July 25, 2023Assignee: United Silicon Carbide, Inc.Inventors: Anup Bhalla, Leonid Fursin
-
Patent number: 11705370Abstract: A semiconductor component may include a first compressive strain layer on top of a semiconductor body. A material for the first compressive strain layer may include Ta, Mo, Nb, compounds thereof, and combinations thereof.Type: GrantFiled: June 27, 2019Date of Patent: July 18, 2023Assignee: OSRAM OLED GmbHInventors: Benjamin Michaelis, Markus Broell, Robert Walter, Franz Eberhard, Michael Huber, Wolfgang Schmid