Patents Examined by Granvill D. Lee, Jr.
-
Patent number: 6716727Abstract: Methods and apparatus are provided for plasma doping and ion implantation in an integrated processing system. The apparatus includes a process chamber, a beamline ion implant module for generating an ion beam and directing the ion beam into the process chamber, a plasma doping module including a plasma doping chamber that is accessible from the process chamber, and a wafer positioner. The positioner positions a semiconductor wafer in the path of the ion beam in a beamline implant mode and positions the semiconductor wafer in the plasma doping chamber in a plasma doping mode.Type: GrantFiled: October 26, 2001Date of Patent: April 6, 2004Assignee: Varian Semiconductor Equipment Associates, Inc.Inventor: Steven R. Walther
-
Patent number: 6706553Abstract: A microelectronic package including at least one microelectronic die disposed within an opening in a microelectronic package core, wherein a liquid encapsulation material is injected with a dispensing needle within portions of the opening not occupied by the microelectronic dice. The encapsulation material is cure thereafter. Interconnection layers of dielectric materials and conductive traces are then fabricated on the microelectronic die, the encapsulation material, and the microelectronic package core to form the microelectronic package.Type: GrantFiled: March 26, 2001Date of Patent: March 16, 2004Assignee: Intel CorporationInventors: Steven Towle, John Cuendet, Kyle Johnson
-
Patent number: 6696324Abstract: First, a conductive material made of aluminum-based material is deposited and patterned to form a gate wire including a gate line, a gate pad, and a gate electrode. A gate insulating layer is formed, and a semiconductor layer and an ohmic contact layer are sequentially formed. Next, a conductor layer including a lower layer of Cr and an upper layer of aluminum-based material is deposited and patterned to form a data wire include a data line intersecting the gate line, a source electrode, a drain electrode and a data pad. Then, a passivation layer is deposited and patterned to form contact holes exposing the drain electrode, the gate pad and the data pad, respectively. Next, an amorphous silicon layer is deposited, an annealing process is executed to form inter-layer reaction layers on the drain electrode, the gate pad and the data pad, which are exposed through the contact holes. Then, the amorphous silicon layer is removed.Type: GrantFiled: January 2, 2001Date of Patent: February 24, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Mun-Pyo Hong, Sang-Gab Kim
-
Patent number: 6696362Abstract: Methods are provided for identifying root causes of particle issues and for developing particle-robust process recipes in plasma deposition processes. The presence of in situ particles within the substrate processing system is detected over a period of time that spans multiple distinct processing steps in the recipe. The time dependence of in situ particle levels is determined from these results. Then, the processing steps are correlated with the time dependence to identify relative particle levels with the processing steps. This information provides a direct indication of which steps result in the production of particle contaminants so that those steps may be targeted for modification in the development of particle recipes.Type: GrantFiled: April 12, 2002Date of Patent: February 24, 2004Assignee: Applied Materials Inc.Inventors: Kent Rossman, Leonard Jay Olmer, Phillip Nguyen
-
Semiconductor devices having a non-volatile memory transistor and methods for manufacturing the same
Patent number: 6696340Abstract: A method for manufacturing a semiconductor device having a non-volatile memory transistor may include the steps of forming a floating gate 22 over a semiconductor layer 10 through a first insulation layer 20, forming a second insulation layer 26 that contacts the floating gate 22, forming a control gate 28 over the second insulation layer 26, forming a source region 14 and a drain region 16 in the semiconductor layer 10, depositing a insulation layer 40 over the semiconductor layer 10, and etching the insulation layer 40 to form a sidewall insulation layer, wherein the etching of the insulation layer 40 is conducted such that the insulation layer 40 remains above the floating gate 40, and the floating gate 22 is not exposed.Type: GrantFiled: January 11, 2002Date of Patent: February 24, 2004Assignee: Seiko Epson CorporationInventor: Tomoyuki Furuhata -
Patent number: 6692613Abstract: A method for processing a semiconductor wafer or similar article includes the step of spinning the wafer and applying a fluid to a first side of the wafer, while it is spinning. The fluid flows radially outwardly in all directions, over the first side of the wafer, via centrifugal force. As the fluid flows off of the circumferential edge of the wafer, it is contained in an annular reservoir, so that the fluid also flows onto an outer annular area of the second side of the wafer. An opening allows fluid to flow out of the reservoir. The opening defines the location of a parting line beyond which the fluid will not travel on the second side of the wafer. An apparatus for processing a semiconductor wafer or similar article includes a reactor having a processing chamber formed by upper and lower rotors. The wafer is supported between the rotors. The rotors are rotated by a spin motor. A processing fluid is introduced onto the top or bottom surface of the wafer, or onto both surfaces, at a central location.Type: GrantFiled: August 20, 2002Date of Patent: February 17, 2004Assignee: Semitool, Inc.Inventors: Steven L. Peace, Gary L. Curtis, Raymon F. Thompson, Brian Aegerter, Curt T. Dundas
-
Patent number: 6689668Abstract: Various methods are provided of forming capacitor electrodes for integrated circuit memory cells in which out-diffusion of dopant from doped silicon layers is controlled by deposition of barrier layers, such as layers of undoped silicon and/or oxide. In one aspect, a method of forming hemispherical grain silicon on a substrate is provided that includes forming a first doped silicon layer on the substrate and a first barrier layer on the doped silicon layer. A hemispherical grain polysilicon source layer is formed on the first barrier layer and a hemispherical grain silicon layer on the hemispherical grain polysilicon source layer. By controlling out-diffusion of dopant, HSG grain size, density and uniformity, as well as DRAM memory cell capacitance, may be enhanced, while at the same time maintaining reactor throughput.Type: GrantFiled: August 31, 2000Date of Patent: February 10, 2004Assignees: Samsung Austin Semiconductor, L.P., Samsung Electronics Co., Ltd.Inventors: Mohamed el-Hamdi, Tony T. Phan, Luther Hendrix, Bradley T. Moore
-
Patent number: 6682982Abstract: A method of forming a cell memory structure including the step of planarizing an HDP/LDP oxide layer lying over a capacitor area. The method provides for the planarization of the cell storage node, good isolation between the transistor and storage node, reduced step height for the cell-transistor and has the potential for increasing the node capacitance (like DRAM storage node).Type: GrantFiled: October 3, 2002Date of Patent: January 27, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo-Chi Tu, Chun-Yao Chen
-
Patent number: 6682966Abstract: A semiconductor device according to the present invention includes a semiconductor substrate; device isolation regions provided in the semiconductor substrate; a first conductivity type semiconductor layer provided between the device isolation regions; a gate insulating layer provided on an active region of the first conductivity type semiconductor layer; a gate electrode provided on the gate insulating layer; gate electrode side wall insulating layers provided on side walls of the gate electrode; and second conductivity type semiconductor layers provided adjacent to the gate electrode side wall insulating layers so as to cover a portion of the corresponding device isolation region, the second conductivity type semiconductor layers acting as a source region and/or a drain region. The gate electrode and the first conductivity type semiconductor layer are electrically connected to each other.Type: GrantFiled: June 17, 2002Date of Patent: January 27, 2004Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Patent number: 6680253Abstract: A system for processing a workpiece includes a base having a bowl or recess for holding a liquid. A process reactor or head holds a workpiece between an upper rotor and a lower rotor. A head lifter lowers the head holding the workpiece into contact with the liquid. The head spins the workpiece during or after contact with the liquid. The upper and lower rotors have side openings for loading and unloading a workpiece into the head. The rotors are axially moveable to align the side openings.Type: GrantFiled: July 16, 2001Date of Patent: January 20, 2004Assignee: Semitool, Inc.Inventors: Paul Z. Wirth, Steven L. Peace
-
Patent number: 6677225Abstract: A system and method are disclosed which constrain a microcomponent that is totally released from a substrate for handling of such totally released microcomponent. A preferred embodiment provides a system and method which constrain a totally released microcomponent to a base (e.g., another microcomponent or a substrate). For example, a preferred embodiment provides constraining members that work to constrain a microcomponent to a substrate as such microcomponent is totally released from such substrate. Accordingly, such constraining members may aid in preserving the microcomponent with its substrate during the release of such microcomponent from its substrate during fabrication. Additionally, a preferred embodiment provides constraining members that are suitable for constraining a totally released microcomponent to a base for post-fabrication handling of the microcomponent.Type: GrantFiled: July 14, 2000Date of Patent: January 13, 2004Assignee: Zyvex CorporationInventors: Matthew D. Ellis, Eric G. Parker, George D. Skidmore
-
Patent number: 6670201Abstract: A manufacturing method of a semiconductor device capable of obtaining highly reliable semiconductor devices with the realization of high integration and high speed intended is provided. During processes after a desired circuit including a CMOS static type circuit is formed on a semiconductor substrate until product shipment, a first operation of feeding a predetermined input signal to the circuit and retrieving a first output signal corresponding to it and a second operation of giving an operating condition of increasing an ON resistance value of MOSFETs constituting the CMOS static type circuit and retrieving a second output signal corresponding to the condition are conducted, and a testing step of determining a failure by the first output signal varying from the second output signal.Type: GrantFiled: August 28, 2001Date of Patent: December 30, 2003Assignee: Hitachi, Ltd.Inventors: Masaki Kouno, Masato Hamamoto, Atsushi Wakahara, Hideyuki Takahashi, Keiichi Higeta, Mitsugu Kusunoki, Kazutaka Mori
-
Patent number: 6667237Abstract: A process of forming fine repetitive geometries using a mask having large mask dimensions. The pitch of the masking pattern on the mask is divided by the process to obtain a smaller pitch in the fine repetitive geometries. At least two working materials are used one of which can be etched without etching a substrate. In one embodiment the two working materials and the substrate are each etched independently. In other embodiments, the substrate and one working material have similar etch rates while the other material is etched independently. Pedestals are formed having an initial pitch. First sidewalls are formed around the pedestals. The pedestals are removed and a second and third sidewall are formed on the inside and outside surfaces of the first sidewall having spaces there-between. The first sidewall is removed generating another space between the second and third sidewall.Type: GrantFiled: October 12, 2000Date of Patent: December 23, 2003Assignee: VRAM Technologies, LLCInventor: Richard A. Metzler
-
Patent number: 6660646Abstract: A plasma photoresist hardening technique is provided to improve the etch resistance of a photoresist mask 26. The technique involves the formation of a thin passivation layer 26b on the photoresist mask 26 which substantially slows down the etching rate of the photoresist material 26a. Advantageously, this technique allows preservation of critical dimension features such as via hole openings and transmission lines. The technique hardens the surface of the photoresist film 26 by both chemically and physically bonding halogenated hydrocarbons with cross linked photoresist polymer. This results in a passivation layer 26b which is highly resistant to harsh plasma etch environments.Type: GrantFiled: September 21, 2000Date of Patent: December 9, 2003Assignee: Northrop Grumman CorporationInventor: Raffi N. Elmadjian
-
Patent number: 6660615Abstract: A method and an apparatus for growing a layer on one surface of a wafer by liquid phase deposition are provided. At first, a first wafer is putted on a first wafer-holder by its first surface. Then, a growth-liquid vessel having a first opening at the bottom is mounted on the first wafer-holder. Thereafter, a growth liquid is poured into the growth-liquid vessel to expose a second surface of the first wafer to the growth liquid for growing the layer on the second surface of the first wafer. Then, the, first wafer is taken out from the first wafer-holder to obtain a wafer with a layer grown only on one surface.Type: GrantFiled: May 18, 2001Date of Patent: December 9, 2003Assignee: Windbond Electronics Corp.Inventors: Ming-Kwei Lee, Hsin-Chih Liao
-
Patent number: 6656751Abstract: Disclosed is a device that includes a built-in-self-test controller having a mechanism for providing an interface signal that indicates whether a dynamic voltage screen (DVS) test is being performed. The self-test controller is associated with a memory array that includes a clock having a clock speed. The memory array also includes a clock adjuster that receives the interface signal and reduces the clock speed when the interface signal indicates that a DVS test is being performed.Type: GrantFiled: November 13, 2001Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: John E. Andersen, Bruce M. Cowan, Pamela S. Gillis, Steven F. Oakland, Michael R. Ouellette
-
Patent number: 6649508Abstract: Methods of forming integrated circuit devices (e.g., memory devices) include the use of preferred self-aligned contact hole fabrication steps. These steps improve process reliability by reducing the likelihood that contact holes will become misaligned to underlying integrated circuit device structures and thereby potentially expose the structures in an adverse manner. Typical methods include the steps of forming a plurality of interconnection patterns on a substrate and then covering a surface of the interconnection patterns and a portion of the substrate with a capping insulating layer such as silicon nitride layer. The capping insulating layer is then covered with an upper interlayer insulating layer different from the capping insulating layer. The upper interlayer insulating layer and the capping insulating layer are then dry-etched in sequence to form a first narrow contact hole that exposes the substrate, but preferably does not expose the interconnection patterns.Type: GrantFiled: April 24, 2000Date of Patent: November 18, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Woo Park, Yun-Gi Kim, Dong-Gun Park
-
Patent number: 6649431Abstract: Systems and methods are described for carbon tips with expanded bases. A method includes producing an expanded based carbon containing tip including: fabricating a carbon containing expanded base on a substrate; and then fabricating a carbon containing fiber on the expanded base. An apparatus includes a carbon containing expanded base coupled to a substrate; and a carbon containing fiber coupled to said carbon containing expanded base.Type: GrantFiled: February 27, 2001Date of Patent: November 18, 2003Assignee: UT. Battelle, LLCInventors: Vladimir I. Merkulov, Douglas H. Lowndes, Michael A. Guillorn, Michael L. Simpson
-
Patent number: 6645822Abstract: To simplify a method for manufacturing a memory device having a multiplicity of MRAM cells in a crossing area of conductor elements, a method for manufacturing a semiconductor circuit system, in particular, a memory device or the like, having a plurality of memory cells includes the step of structuring each of the memory elements simultaneously with the structuring of the first and second conductor elements.Type: GrantFiled: January 31, 2002Date of Patent: November 11, 2003Assignee: Infineon Technologies AGInventor: Till Schlösser
-
Patent number: 6632709Abstract: A method of fabricating an electronic device comprising a thin-film transistor, which addresses a problem of increased off-state current and reduced carrier mobility in self-aligned thin-film transistors. According to the method, a gate layer (2,46) is etched back underneath a mask layer (20,48). Following an implantation step using the mask layer as an implantation mask, the etch-back exposes implant damage which is then annealed by an energy beam (42).Type: GrantFiled: March 29, 2001Date of Patent: October 14, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: John R. A. Ayres, Stanley D. Brotherton, Carole A. Fisher, Frnak W. Rohlfing, Nigel D. Young