Patents Examined by Granvill D. Lee, Jr.
-
Patent number: 6632733Abstract: A component for fabricating microelectronic assemblies has numerous curved leads on a surface. Each lead has a first anchor end fixed to the body of the component, a second tip end which can be bonded to a contact on a mating component and lifted away from the component body, and an elongated main portion which is bent away from the component body in the lifting action. The first anchor end of each lead is nested within the curved portion of another lead, so as to provide an extraordinarily compact arrangement suitable for use with components having closely spaced contacts as, for example, a semiconductor chip or wafer having a contact pitch less than 500 microns. The leads may be disposed in pairs, with the first anchor end of each lead encompassed by the main portion of the other lead in the same pair.Type: GrantFiled: March 14, 2001Date of Patent: October 14, 2003Assignee: Tessera, Inc.Inventor: Ilyas Mohammed
-
Patent number: 6630690Abstract: An optoelectronic device with a Group III Nitride active layer is disclosed that comprises a silicon carbide substrate; an optoelectronic diode with a Group III nitride active layer; a buffer structure selected from the group consisting of gallium nitride and indium gallium nitride between the silicon carbide substrate and the optoelectronic diode; and a stress-absorbing structure comprising a plurality of predetermined stress-relieving areas within the crystal structure of the buffer structure, so that stress-induced cracking that occurs in the buffer structure occurs at predetermined areas rather than elsewhere in the buffer structure.Type: GrantFiled: September 28, 2001Date of Patent: October 7, 2003Assignee: Cree, Inc.Inventors: John Adam Edmond, Hua-Shuang Kong, Kathleen Marie Doverspike, Michelle Turner Leonard
-
Patent number: 6627548Abstract: The invention relates to a process for treating semiconductor substrates in which metal layers are exposed by removing one or more layers of the surface of a semiconductor substrate which have been applied to the metal layer, in which exposure takes place in a time sequence to a first part of the layer by a dry etching step and to a second part of the layer by a wet etching step.Type: GrantFiled: July 17, 2000Date of Patent: September 30, 2003Assignees: SEZ Semiconductor-Equipment Zubehor fur die Halbleiterfertigung AG, Infineon Technologies AGInventors: Hans-Jürgen Kruwinus, Geert De Nijs
-
Patent number: 6625797Abstract: The compilation of a high-level software-based description of an algorithm into efficient digital hardware implementation(s) is addressed. This is done through the definition of new semantics for software constructs with respect to hardware implementations. This approach allows a designer to work at a high level of abstraction, while the semantic model can be used to infer the resulting hardware implementation. These semantics are interpreted through the use of a compilation tool that analyzes the software description to generate a control and data flow graph. This graph is then the intermediate format used for optimizations, transformations and annotations. The resulting graph is then translated to either a register transfer level or a netlist-level description of the hardware implementation.Type: GrantFiled: February 10, 2000Date of Patent: September 23, 2003Assignee: Xilinx, Inc.Inventors: Stephen G. Edwards, Jonathan Craig Harris, James E. Jensen, Andreas Benno Kollegger, Ian David Miller, Christopher Robert Sunderland Schanck, Donald J. Davis
-
Patent number: 6617675Abstract: A semiconductor device assembly and a semiconductor device are provided which both can ensure reliability after a mounting process. The semiconductor device includes a semiconductor element equipped with bumps on an electrode patterned surface thereof for external connection. In the semiconductor device mounted on a substrate in the semiconductor device assembly, a semiconductor element shaped to have a thickness ranging from 200 &mgr;m to 10 &mgr;m has reduced flexural rigidity so as to be easily deflected. In the status that the bumps are joined to corresponding circuitry electrodes on the substrate, the semiconductor element can deflect at other portions other than its surface between two adjacent bumps according to contraction and distortion of the substrate. This allows the bumps to be dislocated in a direction parallel to a surface of the semiconductor element, hence relieving stress developed by the contraction of the substrate at the joint positions between the bumps and the circuitry electrodes.Type: GrantFiled: December 12, 2001Date of Patent: September 9, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tadahiko Sakai, Mitsuru Ozono, Shoji Sakemi, Yoshiyuki Wada
-
Patent number: 6617174Abstract: A fieldless CMOS image sensor that include a non-LOCOS isolation structure surrounding the photodiode diffusion region of each pixel. The isolation structure is formed by an anti-punchthrough (APT) implant isolation region formed in the substrate around the photodiode diffusion region, and spacer oxide that is formed using a special mask to cover the APT implant region. The APT implant isolation region is self-aligned with the special spacer oxide mask. A width of the isolation structure between two adjacent photodiodes is 0.5 &mgr;m or more. Similarly, LOCOS structures that are used, for example, in the image sensor active circuitry, are separated from the image-sensing (e.g., photodiode) region of each pixel by portions of the isolation structure having a width of 0.5 &mgr;m or more.Type: GrantFiled: May 4, 2001Date of Patent: September 9, 2003Assignee: Tower Semiconductor Ltd.Inventor: Israel Rotstein
-
Patent number: 6613662Abstract: A bumped semiconductor device contact structure is disclosed including at least one non-planar contact pad having a plurality of projections extending therefrom for contacting at least one solder ball of a bumped integrated circuit (IC) device, such as a bumped die and a bumped packaged IC device. The projections are arranged to make electrical contact with the solder balls of a bumped IC device without substantially deforming the solder ball. Accordingly, reflow of solder balls to reform the solder balls is not necessary with the contact pad of the present invention. Such a contact pad may be provided on various testing equipment such as probes and the like and may be used for both temporary and permanent connections. Also disclosed is an improved method of forming the contact pads by etching and deposition.Type: GrantFiled: August 23, 2001Date of Patent: September 2, 2003Assignee: Micron Technology, Inc.Inventors: James M. Wark, Salman Akram
-
Patent number: 6613654Abstract: An integrated circuit has a multi-layer stack such as a gate stack or a digit line stack disposed on a layer comprising silicon. A conductive film is formed on the transition metal boride layer. A process for fabricating such devices can include forming the conductive film using a vapor deposition process with a reaction gas comprising fluorine. In the case of a gate stack, the transition metal boride layer can help reduce or eliminate the diffusion of fluorine atoms from the conductive film into a gate dielectric layer. Similarly, in the case of digit line stacks as well as gate stacks, the transition metal boride layer can reduce the diffusion of silicon from the polysilicon layer into the conductive film to help maintain a low resistance for the conductive film.Type: GrantFiled: December 19, 2000Date of Patent: September 2, 2003Inventors: Scott J. DeBoer, Husam N. Al-Shareef
-
Patent number: 6602728Abstract: A method for generating an optical proximity correction (OPC) model includes generating a set of correction rules for a wafer design containing at least one of lines and assist features, determining a set of corrections that need to be made over a range of sizes and spaces of the lines and assist features based on the set of correction rules, and creating an optical proximity correction model for correcting the wafer design based on the set of corrections.Type: GrantFiled: January 5, 2001Date of Patent: August 5, 2003Assignee: International Business Machines CorporationInventors: Lars W. Liebmann, Scott Mansfield, Alfred K. Wong
-
Patent number: 6602770Abstract: A method of forming an electrically conductive plug in an opening in a dielectric layer of a substrate. Silane is thermally decomposed so as to deposit a layer of material on the walls of an opening. Subsequently, electrically conductive material is deposited so as to fill the opening.Type: GrantFiled: October 16, 2001Date of Patent: August 5, 2003Assignee: Applied Materials, Inc.Inventors: Sandeep A. Desai, Scott Brad Herner, Steve G. Ghanayem
-
Patent number: 6599796Abstract: A cross point memory array is fabricated on a substrate with a plurality of memory cells, each memory cell including a diode and an anti-fuse in series. First and second conducting materials are disposed in separate strips on the substrate to form a plurality of first and second orthogonal electrodes with cross points. A plurality of semiconductor layers are disposed between the first and second electrodes to form a plurality of diodes between the cross points of the first and second electrodes. A passivation layer is disposed between the first electrodes and the diodes to form a plurality of anti-fuses adjacent to the diodes at the cross points of first and second electrodes. Portions of the diode layers are removed between the electrode cross points to form the plurality of memory cells with rows of trenches between adjacent memory cells to provide a barrier against crosstalk between adjacent memory cells. The trenches extend substantially to the depth of the n-doped layer in each diode.Type: GrantFiled: June 29, 2001Date of Patent: July 29, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Ping Mei, Carl P. Taussig, Patricia A. Beck
-
Patent number: 6601229Abstract: A system, method and computer program features of the present invention, relate to verification or simulation of a design using a behavioral model structure for use in a Client/Server configuration. A physical part presents the external interface, and a functional procedural part which is comprised of at least one VHDL process. A testcase is a set of procedure calls written in VHDL. The present invention describes the architecture and implementation of a client/server behavioral model and procedural approach for testcase development which results in significant gain in productivity, quality of logic verification, and portability.Type: GrantFiled: March 9, 2000Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: Theron Paul Niederer, Raj Kumar Singh, Michael Raymond Trombley
-
Patent number: 6593187Abstract: A square poly-spacer and making of the same are disclosed. The square poly-spacer is formed adjacent a floating poly-gate sharing a common source line with another floating poly-gate. The common source line comprises polysilicon and is separated from the floating poly-gate by an intervening oxide spacer. The square poly-spacer is also separated from the floating gate by an intergate oxide layer, and serves as a control gate and communicates with a salicided word line formed over the square top of the poly-spacer. It is shown that a square poly-spacer can be formed advantageously by first chemical mechanical polishing a poly spacer and then performing an etch back of the polysilicon, rather than just performing an etch back only. The square top, rather than the continuously contoured sloping wall, prevents the bridging that can occur over a curved poly spacer to the substrate when a portion of the poly spacer surface is salicided to obtain a well behaving word line.Type: GrantFiled: August 27, 2001Date of Patent: July 15, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Chia-Ta Hsieh
-
Patent number: 6593175Abstract: A method of forming an oxide layer on a substrate comprises deposition of a mask layer with an opening for defining the area where the oxide layer is to be formed, and an ion implantation step performed with a tilt angle so as to obtain a varying ion concentration. In a subsequent single oxidation step, an oxide layer is formed having a thickness that varies in conformity with the ion concentration. This method may advantageously be applied to the formation of a gate insulation layer in a field effect transistor.Type: GrantFiled: March 14, 2001Date of Patent: July 15, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Thomas Feudel, Manfred Horstmann, Christian Krüger
-
Patent number: 6589865Abstract: A structure and process is provided for filling integrated circuit cavities such as contacts and vias. These structures are filled at relatively low temperatures of no more than about 300° C., and preferably between about 20°-275° C., which temperature range permits for the use of low dielectric constant (&kgr;) polymers (i.e., &kgr;<˜3.0). Preferably, the cavities are provided with an elemental titanium-free liner to facilitate cavity filling, and the cavities are filled with CVD aluminum that is introduced into the cavities by way of a forcefill at pressures ranging from atmospheric to about 50 MPa, and preferably no more than about 30 MPa, at temperatures ranging from about 100°-300° C. Cavities filled in the foregoing manner exhibit electrical resistance levels that are up to 30% less than structures filled by conventional practices.Type: GrantFiled: July 6, 2001Date of Patent: July 8, 2003Assignee: Texas Instruments IncorporatedInventors: Girish A. Dixit, Anthony Konecni, Robert H. Havemann
-
Patent number: 6589868Abstract: Embodiments of the present invention include a method of depositing an improved seasoning film. In one embodiment the method includes, prior to performing a substrate processing operation, forming a layer of silicon over an interior surface of the substrate processing chamber as opposed to a layer of silicon oxide. In certain embodiments, the layer of silicon comprises at least 70% atomic silicon, is deposited from a high density silane (SinH2n+2) process gas and/or is deposited from a plasma having a density of at least 1×1011 ions/cm3.Type: GrantFiled: February 8, 2001Date of Patent: July 8, 2003Assignee: Applied Materials, Inc.Inventor: Kent Rossman
-
Patent number: 6589839Abstract: A unique electrochemical process fills oxygen vacancies in dielectrics while reducing oxidation of nearby electrodes and conductors. Preferably, an electromagnetic field or bias is applied to a dielectric. The bias causes oxygen vacancies in the dielectric to migrate to the surface of the dielectric. As the oxygen vacancies migrate toward the surface, oxygen ions fill the oxygen vacancies. In one embodiment, a unique plasma treatment provides the oxygen ions that react with the oxygen vacancies. In another embodiment, a unique electrolysis treatment provides the oxygen ions that react with the oxygen vacancies.Type: GrantFiled: March 10, 2000Date of Patent: July 8, 2003Assignee: Micron Technology Inc.Inventors: Cem Basceri, Gurtej S. Sandhu
-
Patent number: 6589860Abstract: A system and method for calibrating/characterizing an electron beam (e-beam) defect inspection tool for detecting voltage contrast defects includes deliberately forming defects in a test portion of a semiconductor wafer by deliberately forming an open, short, or abnormal resistance in a circuit feature. The test portion can be in the scribe lines of a product die or on a fully populated test wafer, so that the calibration of the e-beam tool for certain inspection layers of a fabrication technology can be determined. The electron microscope output of the is checked against the known defects to determine whether the tool is accurately sensing defects.Type: GrantFiled: March 16, 2001Date of Patent: July 8, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Boon Yong Ang, Kenneth Roy Harris, Samantha Lee
-
Patent number: 6586264Abstract: For a semiconductor device including a gate electrode in an area of part of a surface of a semiconductor substrate, a gate length is determined and to be set as an upper-limit gate length. For a semiconductor device of which a gate length is almost equal to the upper-limit gate length, an impurity implantation condition is determined to calculate a representative impurity concentration distribution. A limit gate length is obtained according to the representative impurity concentration distribution. For a semiconductor device of which a gate length is equal to or greater than the limit gate length and equal to or less than the upper-limit gate length, an impurity concentration distribution of the semiconductor device is calculated according to the representative impurity concentration distribution. Characteristics of the semiconductor device are obtained according to the impurity concentration distribution. This method reduces the period of time to calculate the characteristics of the semiconductor device.Type: GrantFiled: August 29, 2001Date of Patent: July 1, 2003Assignee: Fujitsu LimitedInventor: Akihiro Usujima
-
Patent number: 6576523Abstract: A method for producing a laminate having resin layers and thin metal layers by repeating a process unit comprising a step of laminating a resin layer by applying a resin material, a step of depositing a patterning material on the resin layer and a step of laminating a thin metal layer, predetermined times on a turning support (511), wherein the patterning material is stuck on the surface of the resin layer in a noncontact way. A laminate comprising a large number of laminate units each comprising a resin layer and a thin metal layer divided at an electric insulation stripe part can be produced stably. The laminate is applicable to production of a high performance small capacitor at low cost.Type: GrantFiled: May 10, 2000Date of Patent: June 10, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazuyoshi Honda, Noriyasu Echigo, Masaru Odagiri, Nobuki Sunagare, Shinichi Suzawa