Patents Examined by Igwe U. Anya
-
Patent number: 11569373Abstract: A semiconductor device includes first and second trenches, and a first layer provided therebetween, in a principal surface of a semiconductor substrate, a second layer in contact with and sandwiching the first trench with the first layer, a third layer provided under the second layer and in contact with the second layer and the first trench, a fourth layer provided under and in contact with the third layer but separated from the first trench, and a fifth layer provided in the principal surface and sandwiching the second trench with the first layer. The second and fourth layers are semiconductors of a first conductivity type, and the first, third, and fifth layers are semiconductors of a second conductivity type. A gate trench electrode is provided inside the first trench via the insulating film, and an emitter trench electrode is provided inside the second trench via the insulating film.Type: GrantFiled: June 3, 2021Date of Patent: January 31, 2023Assignee: MITSUMI ELECTRIC CO., LTD.Inventors: Masatoshi Yatago, Naohiro Shiraishi, Katsunori Kondo, Noriyoshi Watanabe
-
Patent number: 11569360Abstract: A power semiconductor device includes a semiconductor layer, a ladder-shaped trench recessed a specific depth from a surface of the semiconductor layer into the semiconductor layer and including a pair of lines having a first depth and a plurality of connectors connected between the pair of lines and having a second depth shallower than the first depth, a well region defined in the semiconductor layer between the pair of lines and between the plurality of connectors of the trench, a floating region defined in the semiconductor layer outside the pair of lines of the trench, a gate insulating layer disposed on an inner wall of the trench, and a gate electrode layer disposed on the gate insulating layer to fill the trench and including a first portion in which the pair of lines is filled and a second portion in which the plurality of connectors is filled. A depth of the second portion of the gate electrode layer is shallower than a depth of the first portion of the gate electrode layer.Type: GrantFiled: May 13, 2021Date of Patent: January 31, 2023Assignee: HYUNDAI MOBIS CO., LTD.Inventor: Ju Hwan Lee
-
Patent number: 11563101Abstract: A semiconductor device includes a semiconductor layer structure that comprises silicon carbide, a gate dielectric layer on the semiconductor layer structure, the gate dielectric layer including a base gate dielectric layer that is on the semiconductor layer structure and a capping gate dielectric layer on the base gate dielectric layer opposite the semiconductor layer structure, and a gate electrode on the gate dielectric layer opposite the semiconductor layer structure. A dielectric constant of the capping gate dielectric layer is higher than a dielectric constant of the base gate dielectric layer.Type: GrantFiled: July 7, 2020Date of Patent: January 24, 2023Assignee: Wolfspeed, Inc.Inventor: Daniel J. Lichtenwalner
-
Patent number: 11552114Abstract: A solid-state imaging element of a pixel sharing type with improved driving of transistors is disclosed. A first electric charge accumulating section and a second electric charge accumulating section are arranged in a predetermined direction. A first transfer section transfers electric charge from first photoelectric conversion elements to the first electric charge accumulating section, causing it to accumulate the electric charge. A second transfer section transfers electric charge from second photoelectric conversion elements to the second electric charge accumulating section, causing it to accumulate the electric charge. A first transistor is configured to output a signal corresponding to an amount of the electric charge accumulated in each of the first electric charge accumulating section and the second electric charge accumulating section. A second transistor is arranged with the first transistor in the predetermined direction and connected in parallel to the first transistor.Type: GrantFiled: May 14, 2021Date of Patent: January 10, 2023Assignee: Sony Semiconductor Solutions CorporationInventors: Kazuhiko Nakadate, Toshifumi Wakano, Masahiko Nakamizo
-
Patent number: 11552173Abstract: A silicon carbide device includes a stripe-shaped trench gate structure extending from a first surface into a silicon carbide body. The gate structure has a gate length along a lateral first direction. A bottom surface and an active first gate sidewall of the gate structure are connected via a first bottom edge of the gate structure. The silicon carbide device further includes at least one source region of a first conductivity type. A shielding region of a second conductivity type is in contact with the first bottom edge of the gate structure across at least 20% of the gate length.Type: GrantFiled: August 6, 2020Date of Patent: January 10, 2023Assignee: Infineon Technologies AGInventors: Caspar Leendertz, Thomas Basler, Paul Ellinghaus, Rudolf Elpelt, Michael Hell, Jens Peter Konrath, Shiqin Niu, Dethard Peters, Konrad Schraml, Bernd Leonhard Zippelius
-
Patent number: 11552002Abstract: Provided is a semiconductor device in which the reliability of the gate insulating film in a trench gate is improved. The semiconductor device includes a semiconductor substrate, a plurality of trench gates, and a gate electrode. The semiconductor substrate includes an active region and a wiring region. The trench gates extend from the first active region to the wiring region. The trench gates form parts of transistors in the active region. The gate electrode is provided in the wiring region and is electrically connected to the trench gates. The end portions of the trench gates are located in the wiring region. The gate electrode is provided so as to cover gate contact portions formed at the end portions of the trench gates. The gate electrode is electrically connected to trench gates via the gate contact portions. The plurality of trench gates extend only in one direction.Type: GrantFiled: April 9, 2021Date of Patent: January 10, 2023Assignee: Mitsubishi Electric CorporationInventor: Koichi Nishi
-
Patent number: 11545564Abstract: A semiconductor device includes an N-type drift layer provided between a first main surface and a second main surface of the semiconductor substrate and an N-type buffer layer provided between the N-type drift layer and the first main surface and having a higher impurity peak concentration than the N-type drift layer. The N-type buffer layer has a structure that a first buffer layer, a second buffer layer, a third buffer layer, and a fourth buffer layer are disposed in this order from a side of the first main surface. When a distance from an impurity peak position of the first buffer layer to an impurity peak position of the second buffer layer is L12 and a distance from an impurity peak position of the second buffer layer to an impurity peak position of the third buffer layer is L23, a relationship of L23/L12?3.5 is satisfied.Type: GrantFiled: June 1, 2021Date of Patent: January 3, 2023Assignee: Mitsubishi Electric CorporationInventors: Kenji Suzuki, Koichi Nishi, Katsumi Nakamura, Ze Chen, Koji Tanaka
-
Patent number: 11545555Abstract: Gate-all-around (GAA) transistors with shallow source/drain regions and methods of fabricating the same provide a GAA transistor that includes one or more channels positioned between a source region and a drain region. The one or more channels, which may be nanowire, nanosheet, or nanoslab semiconductors, are surrounded along a longitudinal axis by gate material. At a first end of the channel is a source region and at an opposite end of the channel is a drain region. To reduce parasitic capacitance between a bottom gate and the source and drain regions, a filler material is provided adjacent the bottom gate, and the source and drain regions are grown on top of the filler material. In this fashion, the bottom gate does not abut the source region or the drain region, reducing geometries which would contribute to parasitic capacitance.Type: GrantFiled: July 31, 2020Date of Patent: January 3, 2023Assignee: QUALCOMM INCORPORATEDInventors: Peijie Feng, Stanley Seungchul Song, Kern Rim
-
Patent number: 11535640Abstract: The present invention relates to iridium complexes suitable for use in organic electroluminescent devices, especially as emitters.Type: GrantFiled: July 23, 2018Date of Patent: December 27, 2022Assignee: MERCK PATENT GMBHInventors: Philipp Stoessel, Armin Auch
-
Patent number: 11532480Abstract: A semiconductor structure includes an isolation feature disposed over a semiconductor substrate, a semiconductor fin disposed over the semiconductor substrate and adjacent to the isolation feature, a source/drain (S/D) feature disposed over the semiconductor substrate and apart from the isolation feature, an interlayer dielectric (ILD) layer disposed over the isolation feature and the S/D feature, a first contact plug disposed in the ILD layer and over the isolation feature, a second contact plug disposed in the ILD layer and over the S/D feature, and a dielectric layer between surfaces of the first contact plug and the ILD layer and between a sidewall of the second contact plug and the ILD layer, where a bottom surface of the second contact plug is free of the dielectric layer.Type: GrantFiled: May 24, 2021Date of Patent: December 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Hung Tsai, Chen-Ming Lee, Fu-Kai Yang, Mei-Yun Wang
-
Patent number: 11532521Abstract: A semiconductor structure includes a first fin, which includes a first plurality of suspended nanostructures vertically stacked over one another, each of the first plurality of suspended nanostructure having a center portion that has a first cross section, and a second fin, which includes a second plurality of suspended nanostructures vertically stacked over one another, the first plurality of suspended nanostructures and the second plurality of suspended nanostructures having different material compositions, each of the second plurality of suspended nanostructure having a center portion that has a second cross section, wherein a shape or an area of the first cross section is different from that of the second cross section.Type: GrantFiled: December 7, 2020Date of Patent: December 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei-Sheng Yun, Chih-Hao Wang, Jui-Chien Huang, Kuo-Cheng Chiang, Chih-Chao Chou, Chun-Hsiung Lin, Pei-Hsun Wang
-
Patent number: 11532741Abstract: A semiconductor device includes a substrate, a buried doped layer formed on the substrate, a trench gate formed on the buried doped layer, a source region formed adjacent the trench gate, an interlayer dielectric layer formed on the trench gate and the source region, a source contact plug formed to extend and connect to the source region, and a drain contact plug, extending and connecting to the buried doped layer, formed deeper than the source contact plug.Type: GrantFiled: January 15, 2021Date of Patent: December 20, 2022Assignee: KEY FOUNDRY CO., LTD.Inventor: Hyun Kwang Shin
-
Patent number: 11522063Abstract: A shield gate trench power device, wherein a shield dielectric layer is formed by stacking a thermal oxide layer and a CVD dielectric layer on the inner side surface of a gate trench; a gap region formed by means of filling with the shield dielectric layer is filled with source polysilicon; a top trench is formed on two sides of the source polysilicon by etching a portion of the shield dielectric layer close to the side surface of the gate trench, and the entire top trench is located in the thermal oxide layer; the top trench is filled with a polysilicon gate. A method for manufacturing a shield gate trench power device. The uniformity of the thickness of the shield dielectric layer on the sidewall and bottom of the gate trench can be improved.Type: GrantFiled: April 15, 2021Date of Patent: December 6, 2022Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventors: Yafeng Yang, Lei Shi
-
Patent number: 11515214Abstract: Semiconductor devices and methods of forming the same include forming first recesses in a first stack of alternating sacrificial layers and channel layers. A first inner spacer sub-layer is formed in the first recesses from a first dielectric material. A second inner spacer sub-layer is formed in the first recesses from a second dielectric material, different from the first dielectric material. The sacrificial layers and the first inner spacer sub-layer are replaced with a gate stack in contact with the second inner spacer sub-layer.Type: GrantFiled: April 16, 2021Date of Patent: November 29, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Takashi Ando, Jingyun Zhang, Choonghyun Lee, Pouya Hashemi
-
Patent number: 11508905Abstract: A memory device is disclosed. The memory device includes a bottom contact, and a memory layer connected to the bottom contact, where the memory layer has a variable resistance. The memory device also includes a top electrode on the memory layer, where the top electrode and the memory layer cooperatively form a heterojunction memory structure. The memory device also includes a top contact on the top electrode, and a first barrier layer, including a first oxide material and a second oxide material, where the first oxide material is different from the second oxide material, and where the first barrier layer is between one of A) the memory layer and the bottom contact, and B) the top electrode and the top contact, where the first barrier layer is configured to substantially prevent the conduction of ions or vacancies therethrough.Type: GrantFiled: March 8, 2021Date of Patent: November 22, 2022Assignee: 4DS MEMORY, LIMITEDInventor: Seshubabu Desu
-
Patent number: 11508781Abstract: A stacked quantum computing device including: a first chip including a superconducting qubit, where the superconducting qubit includes a superconducting quantum interference device (SQUID) region, a control region, and a readout region, and a second chip bonded to the first chip, where the second chip includes a first control element overlapping with the SQUID region, a second control element displaced laterally from the control region and without overlapping the control region, and a readout device overlapping the readout region.Type: GrantFiled: February 18, 2021Date of Patent: November 22, 2022Assignee: Google LLCInventors: Julian Shaw Kelly, Joshua Yousouf Mutus
-
Patent number: 11498937Abstract: Disclosed is an organic light-emitting material including a 3-deuterium-substituted isoquinoline ligand. The organic light-emitting material is a metal complex including a 3-deuterium-substituted isoquinoline ligand and an acetylacetonate ligand, which can be used as a light-emitting material in a light-emitting layer of an organic electroluminescent device. These novel complexes can effectively prolong device lifetime. Further disclosed is an electroluminescent device including the metal complex and a compound formulation.Type: GrantFiled: May 8, 2020Date of Patent: November 15, 2022Assignee: BEIJING SUMMER SPROUT TECHNOLOGY CO., LTD.Inventors: Qi Zhang, Cuifang Zhang, Chi Yuen Raymond Kwong, Chuanjun Xia
-
Patent number: 11502195Abstract: A semiconductor structure and a manufacturing method of the semiconductor structure are provided. The semiconductor structure includes a substrate and a III-V group compound layer disposed on the substrate. The III-V group compound layer has n trenches vertically communicating with each other, and n?2. Widths of the n trenches gradually decrease from the width of the uppermost first trench to the width of the lowermost nth trench, and the nth trench exposes a portion of the substrate.Type: GrantFiled: September 3, 2020Date of Patent: November 15, 2022Assignee: Nuvoton Technology CorporationInventors: Ching-San Wang, Kuang-Chu Chen, Peng-Chan Hsiao, Han-Ying Liu
-
Patent number: 11502273Abstract: A display panel includes a substrate having an opening area, and a display area at least partially surrounding the opening area. Display elements are arranged in the display area. The display elements includes a pixel electrode, an opposite electrode, and an intermediate layer interposed therebetween. A multilayer film includes a first insulating layer between the substrate and the pixel electrode and a second insulating layer, of a different material, on the first insulating layer. A thin film encapsulation layer covers the display elements and includes at least one organic encapsulation layer and at least one inorganic encapsulation layer. The multilayer film includes a first groove disposed between the opening area and the display area. The first groove has an undercut structure in which a lower width of the first groove is greater than an upper width of the first groove.Type: GrantFiled: April 13, 2021Date of Patent: November 15, 2022Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Joongeol Lee, Kyeongsu Ko, Sanggab Kim, Shinil Choi
-
Patent number: 11495680Abstract: Described herein is a power semiconductor device and corresponding method of production. The semiconductor device includes: a power device region formed in a semiconductor substrate and including first trenches and second trenches extending lengthwise in parallel with one another with semiconductor mesas between adjacent ones of the trenches, each first trench including a gate electrode at a first potential and each second trench including a field plate at a second potential; and a current sense region formed in the semiconductor substrate. A subset of the first trenches, a subset of the second trenches and a subset of the semiconductor mesas are common to both the current sense region and the power device region. The second trenches are interrupted along opposite first and second sides of the current sense region such that the field plates are interrupted between the power device region and the current sense region.Type: GrantFiled: November 25, 2020Date of Patent: November 8, 2022Assignee: Infineon Technologies Austria AGInventors: Matteo Dainese, Georg Schinner, Frank Wolter