Patents Examined by Igwe U. Anya
-
Patent number: 11417835Abstract: A magnetic tunnel junction (MTJ) is disclosed wherein first and second interfaces of a free layer (FL) with a first metal oxide (Hk enhancing layer) and second metal oxide (tunnel barrier), respectively, produce perpendicular magnetic anisotropy (PMA) to increase thermal stability. In some embodiments, a capping layer that is a conductive metal nitride such as MoN contacts an opposite surface of the Hk enhancing layer with respect to the first interface to reduce interdiffusion of oxygen and nitrogen compared with a TiN capping layer and maintain an acceptable resistance x area (RA) product. In other embodiments, the capping layer may comprise an insulating nitride such as AlN that is alloyed with a conductive metal to minimize RA. Furthermore, a metallic buffer layer may be inserted between the capping layer and Hk enhancing layer. As a result, electrical shorts are reduced and the magnetoresistive ratio is increased.Type: GrantFiled: May 18, 2020Date of Patent: August 16, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jodi Mari Iwata, Guenole Jan, Ru-Ying Tong, Vignesh Sundar, Jian Zhu, Huanlong Liu
-
Patent number: 11410989Abstract: A semiconductor device is operable a forward current mode and a reverse current mode and comprises a semiconductor region, and a controllable charge carrier injector, and a gate. A method includes detecting, in the reverse current mode, if the present load current in the reversed direction does not exceed a threshold value, providing a gate signal such that the gate electrode causes the charge carrier injector to induce a first charge carrier density within the semiconductor region so as to conduct a nominal load current in the reverse direction; if the present load current in the reverse direction does exceed the threshold value, operating the semiconductor device in an overload state by providing the gate signal with a voltage that causes the semiconductor region to conduct an overload current in the reverse direction, wherein the second charge carrier density is higher than the first charge carrier density.Type: GrantFiled: April 9, 2020Date of Patent: August 9, 2022Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Roman Baburske, Thomas Basler, Philip Christoph Brandt, Maria Cotorogea
-
Patent number: 11411135Abstract: A gallium and nitrogen containing optical device has a base region and no more than three major planar side regions configured in a triangular arrangement provided from the base region.Type: GrantFiled: September 20, 2016Date of Patent: August 9, 2022Assignee: KORRUS, INC.Inventors: Rajat Sharma, Andrew Felker, Aurelien J. F. David
-
Patent number: 11411076Abstract: Power transistors relying on planar MOS cell designs suffer from the “hole drainage effect”; addition of an enhancement layer creates significant loss of breakdown voltage capability. The Fortified Enhanced Planar MOS cell design provides an alternative that uses enhancement layers, field oxides, and gate trenches without suffering from the loss of blocking voltage. A low doped P-type “fortifying layer” reduces the high peak electric fields that develop in blocking mode in critical regions. The fortifying layer can be electrically biased through an additional electrical contact, which can be arranged at die level, not at transistor cell level. Due to the low dopant concentration of the fortifying layer, no additional MOS channels need to be formed, and the electrons will flow thru the non-inverted regions of the fortifying layer. The new design shows advantages in performance, ease of processing, and applicability.Type: GrantFiled: March 10, 2021Date of Patent: August 9, 2022Assignee: mqSemi AGInventors: Munaf Rahimo, Iulian Nistor
-
Patent number: 11411105Abstract: A semiconductor device includes an active region through which a main current passes during an ON state. In the active region, the semiconductor device includes a semiconductor substrate of a first conductivity type, a first semiconductor layer of the first conductivity type, a second semiconductor layer of a second conductivity type, first semiconductor regions of the first conductivity type, gate insulating films, gate electrodes, an interlayer insulating film, first electrodes, a second electrode, first trenches, a second trench, a polycrystalline silicon layer provided in the second trench via one of the gate insulating films, and a silicide layer selectively provided in a surface layer of the polycrystalline silicon layer. The polycrystalline silicon layer and the silicide layer are electrically connected with the gate electrodes.Type: GrantFiled: January 29, 2021Date of Patent: August 9, 2022Assignee: FUJI ELECTRIC CO., LTD.Inventor: Akimasa Kinoshita
-
Patent number: 11404542Abstract: A power transistor layout structure is described that includes a planar cell with a planar gate electrode forming an horizontal MOS channel, and a plurality of trench recesses with gate electrodes, which are arranged at various angles to the longitudinal direction of the planar cells. This cell concept can adopt both planar MOS channels, and Trench MOS channels in a single MOS cell structure. As an alternative, the planar cell gate electrode may be grounded. The device is easy to manufacture based on a self-aligned process with minimum number of masks, with the potential of applying additional layers.Type: GrantFiled: February 12, 2021Date of Patent: August 2, 2022Assignee: mqSemi AGInventors: Munaf Rahimo, Iulian Nistor
-
Patent number: 11398590Abstract: A detection substrate, a preparation method thereof, a detection device and a detection method are provided. A detection substrate includes a base substrate, wherein the base substrate includes multiple through holes, and electrode columns are embedded in the multiple through holes; the base substrate comprises a detection region and a bonding pad region, the detection region includes a driving circuit, and the bonding pad region is provided with bonding pads; and the bonding pads are connected with the electrode columns through the driving circuit.Type: GrantFiled: July 9, 2020Date of Patent: July 26, 2022Assignee: BOE Technology Group Co, Ltd.Inventors: Zhijun Lv, Liwen Dong, Xiaoxin Song, Feng Zhang, Zhao Cui, Wenqu Liu, Detian Meng, Libo Wang
-
Patent number: 11398564Abstract: According to one embodiment, a semiconductor device includes first and second metal members, and a semiconductor element. The first metal member is electrically connected to a first terminal. The semiconductor element includes first and second electrodes, first to third semiconductor regions, and a gate electrode. The second metal member is provided on the second electrode, and electrically connected to the second electrode and a second terminal. The semiconductor element includes a first portion that overlaps the second metal member in the first direction, and a second portion that does not overlap the second metal member in the first direction. A length in the second direction of the first semiconductor region between an adjacent pair of the gate electrodes is greater than a length in the second direction of the first semiconductor region between an adjacent pair of the gate electrodes.Type: GrantFiled: March 10, 2021Date of Patent: July 26, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Masatoshi Arai
-
Patent number: 11398507Abstract: An array substrate includes an insulation layer and one or more stepped holes each penetrating through the insulation layer in a direction perpendicular to the insulation layer. Each stepped hole includes a first hole and a second hole under the first hole, a radius of the first hole at a bottom is a first radius, a radius of the second hole at a top is a second radius which is substantially smaller than the first radius, and a difference between the first radius and the second radius is 0.2 ?m to 0.6 ?m.Type: GrantFiled: July 2, 2020Date of Patent: July 26, 2022Assignees: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Leilei Cheng, Bin Zhou, Jun Liu, Luke Ding, Qinghe Wang, Yongchao Huang
-
Patent number: 11387349Abstract: A trench gate depletion-type VDMOS device and a method for manufacturing the same are disclosed. The device comprises a drain region; a trench gate including a gate insulating layer on an inner wall of a trench and a gate electrode filled in the trench and surrounded by the gate insulating layer; a channel region located around the gate insulating layer; a well region located on both sides of the trench gate; a source regions located within the well region; a drift region located between the well region and the drain region; a second conductive-type doped region located between the channel region and the drain region; and a first conductive-type doped region located on both sides of the second conductive-type doped region and located between the drift region and the drain region.Type: GrantFiled: October 14, 2019Date of Patent: July 12, 2022Assignee: CSMC TECHNOLOGIES FAB2 CO., LTD.Inventors: Yan Gu, Shikang Cheng, Sen Zhang
-
Patent number: 11387397Abstract: A method for making light emitting device LED arrays includes the steps of providing a plurality of LEDs having a desired configuration (e.g., VLED, FCLED, PLED); attaching the LEDs to a carrier substrate and to a temporary substrate; forming one or more metal layers and one or more insulator layers configured to electrically connect the LEDs to form a desired circuitry; and separating the LEDs along with the layered metal layers and insulator layers that form the desired circuitry from the carrier substrate and the temporary substrate.Type: GrantFiled: October 23, 2020Date of Patent: July 12, 2022Assignee: SemiLEDs Optoelectronics Co., Ltd.Inventors: David Trung Doan, Trung Tri Doan
-
Patent number: 11387384Abstract: A light-emitting diode (LED) transferring method is provided. The LED transferring method includes disposing a transfer substrate, on which a plurality of LEDs of different colors are sequentially arranged in at least one row or at least one column, between a target substrate and a laser oscillator, and simultaneously transferring the plurality of LEDs from the transfer substrate to predetermined points of the target substrate by radiating a laser beam toward the target substrate from the laser oscillator.Type: GrantFiled: April 16, 2020Date of Patent: July 12, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sangmoo Park, Minsub Oh, Doyoung Kwag, Byungchul Kim, Eunhye Kim, Dongyeob Lee, Yoonsuk Lee
-
Patent number: 11380626Abstract: The present disclosure provides a package structure, including a mounting pad having a mounting surface, a semiconductor chip disposed on the mounting surface of the mounting pad, wherein the semiconductor chip includes: a first surface perpendicular to a thickness direction of the semiconductor chip, a second surface opposite to the first surface and facing the mounting surface, and a third surface connecting the first surface and the second surface, a magnetic device disposed in the semiconductor chip, a first magnetic field shielding at least partially surrounding the third surface, a second magnetic field shielding, including a top surface facing the second surface of the semiconductor chip, and a molding surrounding the semiconductor chip, wherein the entire top surface of the second magnetic field shielding is in direct contact with the molding.Type: GrantFiled: October 23, 2020Date of Patent: July 5, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Harry-Hak-Lay Chuang, Chia-Hsiang Chen, Meng-Chun Shih, Ching-Huang Wang, Tien-Wei Chiang
-
Patent number: 11380757Abstract: In one aspect, a semiconductor device may include a semiconductor substrate formed of silicon carbide; and an edge termination having a first metal layer and a second metal layer, wherein the first metal layer is deposited and patterned spacedly on the semiconductor substrate and the second metal layer is deposited and patterned onto at least a portion of the spaced first metal layer and onto the semiconductor substrate between said spaced first metal layer, and wherein the first metal layer comprises a high work function metal, while the second metal layer comprises a low work function metal. In one embodiment, the high work function metal includes Silver, Aluminum, Chromium, Nickel, and Gold; and the low work function metal includes Titanium and Nickel Silicide.Type: GrantFiled: December 10, 2020Date of Patent: July 5, 2022Inventors: Zheng Zuo, Ruigang Li, Da Teng
-
Patent number: 11374091Abstract: A semiconductor device according to the present invention includes a substrate having an IGBT region, a diode region, and a high resistance region between the IGBT region and the diode region, a first electrode provided on an upper surface of the substrate and a second electrode provided on a back surface as a surface on an opposite side to the upper surface of the substrate, wherein in the high resistance region, a contact resistance between the upper surface of the substrate and the first electrode or a contact resistance between the back surface of the substrate and the second electrode is higher than in the diode region, and a width of the high resistance region is equal to or greater than a thickness of the substrate.Type: GrantFiled: December 19, 2018Date of Patent: June 28, 2022Assignee: Mitsubishi Electric CorporationInventor: Kota Kimura
-
Patent number: 11362207Abstract: A semiconductor device according to an embodiment comprises: a cell portion in which a vertical type MOSFET is formed; and a termination portion arranged adjacent to the cell portion. The termination portion includes a connection trench gate provided along a first direction. The cell portion includes: a plurality of first column regions provided along a second direction intersecting the first direction; and a plurality of trench gates provided along the second direction such that two trench gates are arranged between the two adjacent first column regions. The plurality of trench gates extend from the cell portion to the termination portion and are connected to the connection trench gate. The plurality of first column regions extend from the cell portion to the termination portion, and the termination portion includes a plurality of second column regions different from the plurality of first column regions.Type: GrantFiled: November 11, 2020Date of Patent: June 14, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Atsushi Sakai, Satoru Tokuda, Ryuuji Umemoto, Katsumi Eikyu, Hiroshi Yanagigawa
-
Patent number: 11355592Abstract: A semiconductor device of an embodiment includes a silicon carbide layer including first and second trenches, a first silicon carbide region of n-type, a second silicon carbide region of p-type disposed between the first trench and the second trench and having a depth deeper than depths of the first and second trenches, and a third silicon carbide region of n-type on the second silicon carbide region, a first gate electrode, a second gate electrode. The second silicon carbide region includes a first region of which a depth becomes deeper toward the second trench, and a second region of which a depth becomes deeper toward the first trench. In the second silicon carbide region, a first concentration distribution of a p-type impurity has a first concentration peak at a first position, and has a second concentration peak at a second position closer to the second trench than the first position.Type: GrantFiled: August 31, 2020Date of Patent: June 7, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Shinya Kyogoku
-
Patent number: 11355651Abstract: The semiconductor device of the present invention includes a first conductivity type semiconductor layer made of a wide bandgap semiconductor and a Schottky electrode formed to come into contact with a surface of the semiconductor layer, and has a threshold voltage Vth of 0.3 V to 0.7 V and a leakage current Jr of 1×10?9 A/cm2 to 1×10?4 A/cm2 in a rated voltage VR.Type: GrantFiled: January 14, 2021Date of Patent: June 7, 2022Assignee: ROHM CO., LTD.Inventors: Masatoshi Aketa, Yuta Yokotsuji
-
Patent number: 11348920Abstract: A semiconductor device includes a first source/drain structure, a channel layer, a second source/drain structure, a gate structure and an epitaxial layer. The channel layer is above the first source/drain structure. The second source/drain structure is above the channel layer. The gate structure is on opposite first and second sidewalls of the channel layer when viewed in a first cross-section taken along a first direction. The gate structure is also on a third sidewall of the channel layer but absent from a fourth sidewall of the channel layer when viewed in a second cross-section taken along a second direction different from the first direction. The epitaxial layer is on the fourth sidewall of the channel layer when viewed in the second cross-section and forming a P-N junction with the channel layer.Type: GrantFiled: October 8, 2020Date of Patent: May 31, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hung-Li Chiang, Szu-Wei Huang, Chih-Chieh Yeh, Yee-Chia Yeo
-
Patent number: 11342420Abstract: Current conducting devices and methods for their formation are disclosed. Described are vertical current devices that include a substrate, an n-type material layer, a plurality of p-type gates, and a source. The n-type material layer disposed on the substrate and includes a current channel. A plurality of p-type gates are disposed on opposite sides of the current channel. A source is disposed on a distal side of the current channel with respect to the substrate. The n-type material layer comprises beta-gallium oxide.Type: GrantFiled: September 15, 2020Date of Patent: May 24, 2022Assignee: The Government of the United States of America, as represented by the Secretary of the NavyInventors: Francis J. Kub, Travis J. Anderson, Marko J. Tadjer, Andrew D. Koehler, Karl D. Hobart