Patents Examined by Kiesha R Bryant
-
Patent number: 8268726Abstract: A method for fabricating a semiconductor device includes forming a plurality of plugs over a die region and an edge bead removal (EBR) region of a wafer, forming metal lines coupled to the plugs, removing the metal lines in the EBR region, forming an inter-layer dielectric layer over the wafer, and forming a plurality of contact holes that expose the metal lines by selectively etching the inter-layer dielectric layer through a dry etch process using a plasma etch device.Type: GrantFiled: July 9, 2010Date of Patent: September 18, 2012Assignee: Hynix Semiconductor Inc.Inventors: Hae-Jung Lee, Kang-Pok Lee, Kyeong-Hyo Lee
-
Patent number: 8227825Abstract: A high efficiency light emitting diode (LED) comprised of a substrate, a buffer layer grown on the substrate (if such a layer is needed), a first active region comprising primary emitting species (PES) that are electrically-injected, a second active region comprising secondary emitting species (SES) that are optically-pumped by the light emitted from the PES, and photonic crystals, wherein the photonic crystals act as diffraction gratings to provide high light extraction efficiency, to provide efficient excitation of the SES, and/or to modulate the far-field emission pattern.Type: GrantFiled: July 28, 2010Date of Patent: July 24, 2012Assignee: The Regents of the University of CaliforniaInventors: Frederic S. Diana, Aurelien J. F. David, Pierre M. Petroff, Claude C. A. Weisbuch
-
Patent number: 8222115Abstract: In one embodiment, high doped semiconductor channels are formed in a semiconductor region of an opposite conductivity type to increase the capacitance of the device.Type: GrantFiled: February 16, 2012Date of Patent: July 17, 2012Assignee: Semiconductor Components Industries, LLCInventors: David D. Marreiro, Sudhama C. Shastri, Gordon M. Grivna, Earl D. Fuchs
-
Patent number: 8153458Abstract: Image sensing devices and methods for fabricating the same are provided. An exemplary image sensing device comprises a first substrate having a first side and a second side opposing each other. A plurality of image sensing elements is formed in the first substrate at the first side. A conductive via is formed through the first substrate, having a first surface exposed by the first substrate at the first side and a second surface exposed by the first substrate at the second side. A conductive pad overlies the conductive via at the first side and is electrically connecting the image sensing elements. A conductive layer overlies the conductive via at the second side and electrically connects with the conductive pad. A conductive bump is formed over a portion of the conductive layer. A second substrate is bonded with the first substrate at the first side.Type: GrantFiled: March 19, 2009Date of Patent: April 10, 2012Assignee: Visera Technologies Company LimitedInventors: Jui-Ping Weng, Tzu-Han Lin, Pai-Chun Peter Zung
-
Patent number: 8110846Abstract: Semiconductor devices and methods for making such devices are provided. One such method may include forming a transparent diamond layer having a SiC layer coupled thereto, where the SiC layer has a crystal structure that is substantially epitaxially matched to the transparent diamond layer, forming epitaxially a plurality of semiconductor layers on the SiC layer, and coupling a diamond substrate to at least one of the plurality of semiconductor layers such that the diamond support is oriented parallel to the transparent diamond layer. In one aspect such a method may further include electrically coupling at least one of a p-type electrode or an n-type electrode to at least one of the plurality of semiconductor layers.Type: GrantFiled: May 31, 2007Date of Patent: February 7, 2012Inventor: Chien-Min Sung
-
Patent number: 8097533Abstract: A method of manufacturing a semiconductor device having a back surface electrode, including: a step of preparing a semiconductor wafer having a front surface and a back surface; a thermal processing step of forming a first metal layer on the back surface of the semiconductor wafer and executing thermal processing, thereby creating an ohmic contact between the semiconductor wafer and the first metal layer; and a step of forming a second metal layer of Ni on the back surface of the semiconductor substrate after the thermal processing step.Type: GrantFiled: November 17, 2006Date of Patent: January 17, 2012Assignee: Mitsubishi Electric CorporationInventors: Tamio Matsumura, Tadashi Tsujino
-
Patent number: 8022535Abstract: Devices, systems, and methods for semiconductor die temperature management are described and discussed herein. An IC device is described that includes at least one intra-die cooling structure. In an embodiment, the IC device includes a semiconductor die formed of integral device layers and further includes at least one coolant reservoir and at least one coolant channel. In an embodiment, the at least one coolant reservoir and at least one coolant channel are disposed wholly within the semiconductor die. In various embodiments, at least one coolant reservoir and at least one coolant channel are constructed and arranged to circulate coolant fluid in proximity to at least one IC device structure in order to decrease and or normalize an operating temperature of the IC device. In other embodiments, systems and methods for designing and/or fabricating IC die that include at least one intra-die cooling structure are provided herein.Type: GrantFiled: June 8, 2009Date of Patent: September 20, 2011Assignee: CoolSilicon LLCInventors: Bradley J. Winter, Benedikt Zeyen
-
Patent number: 8022488Abstract: A high-performance semiconductor structure and a method of fabricating such a structure are provided. The semiconductor structure includes at least one gate stack, e.g., FET, located on an upper surface of a semiconductor substrate. The structure further includes a first epitaxy semiconductor material that induces a strain upon a channel of the at least one gate stack. The first epitaxy semiconductor material is located at a footprint of the at least one gate stack substantially within a pair of recessed regions in the substrate which are present on opposite sides of the at least one gate stack. A diffused extension region is located within an upper surface of said first epitaxy semiconductor material in each of the recessed regions. The structure further includes a second epitaxy semiconductor material located on an upper surface of the diffused extension region. The second epitaxy semiconductor material has a higher dopant concentration than the first epitaxy semiconductor material.Type: GrantFiled: September 24, 2009Date of Patent: September 20, 2011Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Ghavam G. Shahidi
-
Patent number: 8018014Abstract: A semiconductor device according to the present invention includes a semiconductor substrate: a photodiode responsive to a light, which is formed in the semiconductor substrate; at least an interlayer insulating layer formed over the semiconductor substrate, the at least an interlayer insulating layer comprising an upper most insulating layer; at least a conductive wiring layer, comprising an upper most conductive wiring layer formed on the upper most insulating layer; and a first passivation layer formed over the upper-most conductive wiring layer. The upper-most wiring layer is not formed directly above the photodiode. The first passivation layer is made of a permeability-resist material and is not formed directly above the photodiode.Type: GrantFiled: May 29, 2008Date of Patent: September 13, 2011Assignee: OKI Semiconductor Co., Ltd.Inventor: Kousuke Hara
-
Patent number: 8017444Abstract: An object of the present invention is to provide an adhesive sheet that can fill irregularities due to wiring of a substrate or a wire attached to a semiconductor chip, etc., does not form resin burrs during dicing, and has satisfactory heat resistance and moisture resistance. The present invention relates to an adhesive sheet comprising 100 parts by weight of a resin comprising 15 to 40 wt % of a high molecular weight component containing a crosslinking functional group and having a weight-average molecular weight of 100,000 or greater and a Tg of ?50° C. to 50° C., and 60 to 85 wt % of a thermosetting component containing an epoxy resin as a main component, and 40 to 180 parts by weight of a filler, the adhesive sheet having a thickness of 10 to 250 ?m.Type: GrantFiled: April 20, 2005Date of Patent: September 13, 2011Assignee: Hitachi Chemical Company, Ltd.Inventors: Teiichi Inada, Michio Mashino, Michio Uruno, Tetsuro Iwakura
-
Patent number: 8008716Abstract: This invention discloses bottom-source lateral diffusion MOS (BS-LDMOS) device. The device has a source region disposed laterally opposite a drain region near a top surface of a semiconductor substrate supporting a gate thereon between the source region and a drain region. The BS-LDMOS device further has a combined sinker-channel region disposed at a depth in the semiconductor substrate entirely below a body region disposed adjacent to the source region near the top surface wherein the combined sinker-channel region functioning as a buried source-body contact for electrically connecting the body region and the source region to a bottom of the substrate functioning as a source electrode. A drift region is disposed near the top surface under the gate and at a distance away from the source region and extending to and encompassing the drain region.Type: GrantFiled: September 17, 2006Date of Patent: August 30, 2011Assignee: Alpha & Omega Semiconductor, LtdInventors: Sik K Lui, François Hébert, Anup Bhalla
-
Patent number: 8003411Abstract: Provided is a substrate processing apparatus and a method of manufacturing a semiconductor device, which are hard to cause a defect in processing a substrate owing to that a pressure inside a process chamber is not kept constant, and which enable a better processing of a substrate.Type: GrantFiled: February 1, 2010Date of Patent: August 23, 2011Assignee: Hitachi Kokusai Electric Inc.Inventors: Kazuhiro Yuasa, Kazuhiro Kimura, Yasuhiro Megawa
-
Patent number: 7999260Abstract: In a display substrate and a method of the display substrate, a bank pattern provided with openings formed therethrough is formed by an imprint method, and the openings are filled with a conductive material by an inkjet method to form a data line and a pixel electrode, in accordance with one or more embodiments. When the display substrate is manufactured, a patterning process by a photolithography method may be replaced with the patterning process by the imprint method and the inkjet method, which simplifies a manufacturing method of the display substrate. In case that the display substrate includes a plastic substrate, the plastic substrate may be prevented from being deformed during a photolithography process.Type: GrantFiled: April 8, 2009Date of Patent: August 16, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Jin Park, Kyu-Young Kim, Hyung-Il Jeon, Ju-Han Bae
-
Patent number: 7999275Abstract: A composite semiconductor device includes a semiconductor thin film, a substrate, connection pads, and a light blocking layer. The semiconductor thin film includes light emitting elements. The driver circuits are formed on the substrate and the semiconductor thin film is fixed on the substrate, the driver circuit driving the light emitting element. The connection pads are formed on the substrate, electrical connection being made through which the connection pads. The light blocking layer is formed in an area between the light emitting element and the connection pad, the light blocking layer. The light blocking layer prevents light emitted from the light emitting element from reaching wires connected to the connection pad.Type: GrantFiled: April 25, 2007Date of Patent: August 16, 2011Assignee: Oki Data CorporationInventors: Mitsuhiko Ogihara, Hiroyuki Fujiwara, Tomohiko Sagimori, Tomoki Igari
-
Patent number: 7999358Abstract: One aspect of the invention relates to a shielding device for shielding from electromagnetic radiation, including a shielding base element, a shielding cover element and a shielding lateral element for electrically connecting the base element to the cover element in such that a circuit part to be shielded is arranged within the shielding elements. Since at least one partial section of the shielding elements includes a semiconductor material, a shielding device can be realized completely and cost-effectively in an integrated circuit.Type: GrantFiled: April 30, 2007Date of Patent: August 16, 2011Assignee: Infineon Technologies AGInventors: Winfried Bakalski, Bernd Eisener, Uwe Seidel, Markus Zannoth
-
Patent number: 7994639Abstract: A microelectronic structure, and in particular a semiconductor structure, includes a substrate and a dielectric layer located over the substrate. In addition at least one alignment mark is located interposed between the dielectric layer and the substrate. The at least one alignment mark comprises, or preferably consists essentially of, at least one substantially present element having an atomic number at least 5 greater than a highest atomic number substantially present element within materials surrounding the alignment mark Also included within the microelectronic structure is a dual damascene aperture located within the dielectric layer. The dual damascene aperture may be fabricated using, among other methods, a hybrid lithography method that uses direct write lithography and optical lithography, in conjunction with the at least one alignment mark and an electron beam as an alignment beam.Type: GrantFiled: July 31, 2007Date of Patent: August 9, 2011Assignee: International Business Machines CorporationInventors: James J. Bucchignano, Gerald Warren Gibson, Jr., Mary Beth Rothwell, Roy Rongqing Yu
-
Patent number: 7994637Abstract: An example of a high-frequency semiconductor device includes two unit semiconductor devices. Each of the two unit semiconductor devices has a ground substrate, a high-frequency semiconductor element, an input-side matching circuit, an output-side matching circuit, a side wall member, an input terminal, and an output terminal. The ground substrate has heat-radiating property. The high-frequency semiconductor element is provided on the ground substrate. The input-side matching circuit is connected to the high-frequency semiconductor element. The output-side matching circuit is connected to the high-frequency semiconductor element. The side wall member surrounds at least the high-frequency semiconductor element. The input terminal is connected to the input-side matching circuit. The output terminal is connected to the output-side matching circuit. The two unit semiconductor devices are coupled to each other at upper edges of the side wall members.Type: GrantFiled: December 31, 2009Date of Patent: August 9, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 7994517Abstract: An organic light emitting display device includes a substrate, a thin film transistor having a gate insulating layer and an inter-insulating layer, an organic light emitting diode electrically connected with the thin film transistor, and a photo sensor, wherein the gate insulating layer includes a relief structure positioned above the photo sensor.Type: GrantFiled: March 8, 2007Date of Patent: August 9, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventors: Sun A Yang, Youn Chul Oh, Eun Jung Lee, Won Seok Kang
-
Patent number: 7994525Abstract: A nitride-based semiconductor LED includes a substrate; an n-type nitride semiconductor layer formed on the substrate; an active layer and a p-type nitride semiconductor layer that are sequentially formed on a predetermined region of the n-type nitride semiconductor layer; a transparent electrode formed on the p-type nitride semiconductor layer; a p-electrode pad formed on the transparent electrode, the p-electrode pad being spaced from the outer edge line of the p-type nitride semiconductor layer by 50 to 200 ?m; and an n-electrode pad formed on the n-type nitride semiconductor layer.Type: GrantFiled: December 14, 2010Date of Patent: August 9, 2011Assignee: Samsung LED Co., Ltd.Inventors: Hyuk Min Lee, Hyun Kyung Kim, Dong Joon Kim, Hyoun Soo Shin
-
Patent number: 7994642Abstract: A semiconductor memory device includes: a first dielectric formed on top of a semiconductor substrate; a contact plug embedded in the first dielectric; a second dielectric formed on top of the first interlayer dielectric; an interconnection layer embedded in a groove formed in the second dielectric on top of the contact plug; and an insulating film formed in the second dielectric adjacent to a side surface of the interconnection layer. The contact plug has a notch in a part of a top surface of the contact plug. The insulating film is formed to extend from a top surface of the second dielectric to the notch included in the contact plug.Type: GrantFiled: October 6, 2009Date of Patent: August 9, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Sakuma, Yasushi Kumagai