Abstract: An electronic device is provided. The electronic device includes: a support structure, a heat-dissipation layer, a first adhesive and an electronic panel. The heat-dissipation layer is disposed on the support structure and includes at least one first hole. The first adhesive is disposed in the at least one first hole. The electronic panel is disposed on the heat-dissipation layer.
Abstract: A method for manufacturing a semiconductor-on-insulator type substrate for radiofrequency applications is provided, including the steps of: directly bonding a support substrate of a single crystal material and a donor substrate including a thin layer of a semiconductor material, one or more layers of dielectric material being at a bonding interface thereof; transferring the thin layer onto the support substrate; and forming an electric charge trap region in the support substrate in contact with the one or more layers of the dielectric material present at the bonding interface, by transforming a buried zone of the support substrate into a polycrystal.
Type:
Grant
Filed:
December 16, 2020
Date of Patent:
October 11, 2022
Assignee:
COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
Inventors:
Shay Reboh, Pablo Acosta Alba, Emmanuel Augendre
Abstract: A process for making silicon on insulator wafer by bond and etch back—BESOI. Fluorine ion implantation is performed after bonding and after removal of etch stop layers. The ion energy is chosen to have a peak of ion distribution near the wafer bonding interface. The ion dose is chosen to exceed silicon amorphization threshold at maximum ion distribution. The ion dose is chosen low enough to keep silicon surface crystalline. Solid phase epitaxy SPE is performed after the implant. Finalizing of wafer bonding is performed after the SPE by anneal at 800 C. SPE is performed by anneal where temperature is slow ramped up from 450 to 600 C. In further chipmaking process, defect generation as oxidation induced stacking faults—OISFs—during oxidation step is prevented. OISF are not generated even in metal contaminated wafers. As process does not includes high temperature anneal, RF SOI devices—like front chips of smartphones—made on these wafers have advanced RF performance.
Abstract: A light-emitting device, includes a substrate, including an upper surface; a first light emitting unit and a second light emitting unit, formed on the upper surface, wherein each of the first light emitting unit and the second light emitting unit includes a lower semiconductor portion and an upper semiconductor portion; and a conductive structure electrically connecting the first light emitting unit and the second light emitting unit; wherein the lower semiconductor portion of the first light emitting unit includes a first sidewall and a first upper surface; and wherein the first side wall includes a first sub-side wall and a second sub-side wall, an obtuse angle is formed between the first sub-side wall and the first upper surface and another obtuse angle is formed between the second sub-side wall and the upper surface.
Abstract: A semiconductor component is disclosed. The semiconductor component can include: a semiconductor layer injected with a same type of dopant; a gate electrode formed above the semiconductor layer with a gate insulation film positioned in-between; a dielectric layer formed on the semiconductor layer at both sides of the gate electrode; and source/drain electrodes each formed on the dielectric layer.
Type:
Grant
Filed:
July 29, 2019
Date of Patent:
August 30, 2022
Assignee:
Korea University Research and Business Foundation
Abstract: An intelligent power module (IPM) comprises a first, second, third and fourth die supporting elements, a first group of insulated gate bipolar transistors (IGBTs), a second group of IGBTs, a first group of super-junction metal-oxide-semiconductor field-effect transistors (MOSFETs), a second group of super-junction MOSFETs, a fifth die supporting element, a low voltage IC, a high voltage IC, and a molding encapsulation. The low and high voltage ICs are attached to the fifth die supporting element. The molding encapsulation encloses the first, second, third and fourth die supporting elements, the first group of IGBTs, the second group of IGBTs, the first group of super-junction MOSFETs, the second group of super-junction MOSFETs, the fifth die supporting element, the low voltage IC, the high voltage IC.
Type:
Grant
Filed:
November 9, 2020
Date of Patent:
August 16, 2022
Assignee:
ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LP
Abstract: A semiconductor memory cell includes a floating body region configured to be charged to a level indicative of a state of the memory cell selected from at least first and second states. A first region of the memory cell is in electrical contact with the floating body region. A second region of the memory cell is spaced apart from the first region and is also in electrical contact with the floating body region. A gate is positioned between the first and second regions. A back-bias region is configured to generate impact ionization when the memory cell is in one of the first and second states, and the back-bias region is configured so as not to generate impact ionization when the memory cell is in the other of the first and second states.
Type:
Grant
Filed:
March 21, 2021
Date of Patent:
August 16, 2022
Assignee:
Zeno Semiconductor, Inc.
Inventors:
Yuniarto Widjaja, Jin-Woo Han, Benjamin S. Louie
Abstract: One illustrative device disclosed herein includes a gate structure positioned above an active semiconductor layer of an SOI substrate and a counter-doped back-gate region positioned in the doped base semiconductor substrate of the SOI substrate. In this particular embodiment, the device also includes a counter-doped back-gate contact region positioned in the base semiconductor substrate, wherein the counter-doped back-gate region and the counter-doped back-gate contact region are doped with a dopant type that is opposite the dopant type in the base semiconductor substrate. In this illustrative example, the counter-doped back-gate region and the counter-doped back-gate contact region are laterally separated from one another by a portion of the doped base semiconductor substrate. The device also includes a conductive back-gate contact structure that is conductively coupled to the counter-doped back-gate contact region.
Abstract: A memory cell and method including a first electrode formed through a first opening in a first dielectric layer, a resistive layer formed on the first electrode, a spacing layer formed on the resistive layer, a second electrode formed on the resistive layer, and a second dielectric layer formed on the second electrode, the second dielectric layer including a second opening. The first dielectric layer formed on a substrate including a first metal layer. The first electrode and the resistive layer collectively include a first lip region that extends a first distance beyond the first opening. The second electrode and the second dielectric layer collectively include a second lip region that extends a second distance beyond the first opening. The spacing layer extends from the second distance to the first distance. The second electrode is coupled to a second metal layer using a via that extends through the second opening.
Abstract: The present disclosure relates to a hybrid integrated circuit. In one implementation, an integrated circuit may have a first region with a first gate structure having a ferroelectric gate dielectric, at least one source associated with the first gate of the first region, and at least one drain associated with the first gate structure of the first region. Moreover, the integrated circuit may have a second region with a second gate structure having a high-? gate dielectric, at least one source associated with the second gate structure of the second region, and at least one drain associated with the second gate structure of the second region. The integrated circuit may further have at least one trench isolation between the first region and the second region.
Abstract: A micro device includes an epitaxial structure, an insulating layer, and a light-transmissive layer. The epitaxial structure has a top surface and a bottom surface opposite to each other and a peripheral surface connected to the top surface and the bottom surface. The insulating layer covers the peripheral surface and the bottom surface of the epitaxial structure and exposes a portion of the peripheral surface. The light-transmissive layer covers the top surface of the epitaxial structure and is extended over at least a portion of the portion of the peripheral surface.
Type:
Grant
Filed:
August 1, 2019
Date of Patent:
June 14, 2022
Assignee:
PlayNitride Display Co., Ltd.
Inventors:
Yi-Min Su, Chih-Ling Wu, Gwo-Jiun Sheu, Sheng-Chieh Liang
Abstract: A memory device may comprise a substrate defining a main plane; a plurality of memory cells each comprising a SOT current layer disposed in the main plane of the substrate and a magnetic tunnel junction residing on the SOT current layer; and a bit line and a source line to flow a write current in a write path including the SOT current layer of a selected memory cell. The source line comprises a conductive magnetic material providing a magnetic bias field extending to the magnetic tunnel junction of the selected memory cell for assisting the switching of the cell state when the write current is flowing.
Type:
Grant
Filed:
February 18, 2021
Date of Patent:
June 14, 2022
Assignee:
ANTAIOS
Inventors:
Marc Drouard, Jérémie Vigier, Jérémy Brun-Picard
Abstract: Semiconductor memory cells, array and methods of operating are disclosed. In one instance, a memory cell includes a bi-stable floating body transistor and an access device; wherein the bi-stable floating body transistor and the access device are electrically connected in series.
Type:
Grant
Filed:
September 10, 2020
Date of Patent:
May 31, 2022
Assignee:
Zeno Semiconductor, Inc.
Inventors:
Yuniarto Widjaja, Jin-Woo Han, Benjamin S. Louie
Abstract: A light emitting diode device with flip-chip structure includes a transparent protective substrate, a transparent conductor layer, a glue layer, a group III-V stack layer, a first conductivity metal electrode, a second conductivity metal electrode and an insulating layer. The transparent conductor layer is formed on the transparent protective substrate. The glue layer bonds the transparent protective substrate and the transparent conductor layer. The group III-V stack layer and the first conductivity metal electrode are respectively formed on a first portion and a second portion of the transparent conductor layer. The second conductivity metal electrode is formed on a portion of the group III-V stack layer. The insulating layer covers exposed portions of the transparent conductor layer and the group III-V stack layer, and the insulating layer further covers portions of the first and second conductivity metal electrodes, so as to expose the first and second conductivity metal electrodes.
Abstract: An apparatus comprising an insulated gate bipolar transistor and a super junction metal-oxide semiconductor field effect transistor wherein the insulated gate bipolar transistor and the super-junction metal-oxide semiconductor field effect transistor are electrically and optionally structurally coupled.
Type:
Grant
Filed:
September 27, 2019
Date of Patent:
May 24, 2022
Assignee:
ALPHA AND OMEGA SEMICONDUCTOR (CAYMAN) LTD.
Abstract: An opening is formed within a dielectric material overlying a semiconductor substrate. The opening may comprise a via portion and a trench portion. During the manufacturing process a treatment chemical is placed into contact with the exposed surfaces in order to release charges that have built up on the surfaces. By releasing the charges, a surface change potential difference is reduced, helping to prevent galvanic corrosion from occurring during further manufacturing.
Abstract: A semiconductor device package that incorporates a waveguide usable for high frequency applications, such as radar and millimeter wave is provided. Embodiments employ a rigid-flex printed circuit board structure that can be folded to form the waveguide while, at the same time, mounting one or more semiconductor device die or packages. Embodiments reduce both the area of the mounted package and the distance signals need to travel between the semiconductor device die and antennas associated with the waveguide.
Type:
Grant
Filed:
July 29, 2019
Date of Patent:
May 17, 2022
Assignee:
NXP USA, INC.
Inventors:
Michael B. Vincent, Scott M. Hayes, Zhiwei Gong, Stephen Ryan Hooper
Abstract: A display device includes a substrate, a thin film transistor disposed on the substrate, and a display element electrically connected to the thin film transistor. The substrate includes a first substrate layer, a second substrate layer disposed on the first substrate layer, a first barrier layer disposed between the first substrate layer and the second substrate layer, and a first ultraviolet light blocking layer disposed between the first substrate layer and the second substrate layer.
Type:
Grant
Filed:
February 5, 2019
Date of Patent:
May 17, 2022
Assignee:
SAMSUNG DISPLAY CO., LTD.
Inventors:
Seong Min Wang, Beohmrock Choi, Yongho Yang
Abstract: A method for manufacturing a laterally diffused metal oxide semiconductor device and a semiconductor device are provided. A body region is formed before forming a gate dielectric layer and a gate conductor, thereby reducing a channel length of the semiconductor device, thus reducing the on-resistance. In addition, a drift region serves as both a region withstanding a high voltage and a diffusion suppression region for suppressing lateral diffusion of the body region, thereby further reducing the channel length of the semiconductor device, thus manufacturing a short-channel semiconductor device.
Abstract: A semiconductor device including a stacked body that includes insulating layers and conductive layers that are alternately stacked, a first film provided inside a recess portion that penetrates through the stacked body, a second film provided on a surface of the first film, a third film provided on a surface of the second film, and a fourth film provided on a surface of the third film. An average concentration of a halogen element per unit area in the third film and the fourth film is lower than an average concentration of the halogen element per unit area at an interface between the third film and the fourth film.