Abstract: A sensor and its fabrication method are provided, wherein the sensor includes: a base substrate, a group of gate lines and a group of data lines arranged as crossing each other, and a plurality of sensing elements arranged in an array and defined by the group of gate lines and the group of data lines, each sensing element comprising a TFT device and a photodiode sensing device, wherein the TFT device is a top gate TFT. The photodiode sensing device includes: a receiving electrode connected with a source electrode, a photodiode disposed on the receiving electrode, a transparent electrode disposed on the photodiode, and a bias line disposed on and connected with the transparent electrode, the bias line is disposed as parallel to the gate line.
Abstract: Embodiments of the present disclosure provide configurations for a semiconductor package and associated methods of fabricating the semiconductor package. A method of fabricating a semiconductor package includes attaching a semiconductor die to a first substrate, attaching a second substrate to the first substrate, wherein the semiconductor die is embedded in between the first substrate and the second substrate, and forming an electrically insulative structure to substantially encapsulate the semiconductor die, wherein forming the electrically insulative structure is performed subsequent to the second substrate being attached to the first substrate. Additional embodiments may be described and/or claimed.
Abstract: An integrated circuit having multiple different device gate configurations and a method for fabricating the circuit are disclosed. An exemplary embodiment of forming the circuit includes receiving a substrate having a first device region, a second device region, and a third device region. A first interfacial layer is formed over at least a portion of each of the first device region, the second device region, and the third device region. The first interfacial layer is patterned to define a gate stack within the third device region. A second interfacial layer is formed over at least a portion of the second device region. The second interfacial layer is patterned to define a gate stack within the second device region. A third interfacial layer is formed over at least a portion of the first device region. The third interfacial layer defines a gate stack within the first device region.
Abstract: The structure comprises a closed cavity under a controlled atmosphere in which a monoblock getter with a first getter layer is arranged. The first getter layer presents at least first and second getter areas which have different activation temperatures. The second getter area is formed on an adjustment sub-layer of the getter material activation temperature.
Type:
Grant
Filed:
November 2, 2010
Date of Patent:
May 26, 2015
Assignee:
COMMISSARIAT A L'ENERGIES ATOMIQUE ET AUX ENERGIES ALTERNATIVES
Abstract: A semiconductor device has a substrate with a source region and a drain region formed on the substrate. A silicide layer is disposed over the source region and drain region. A first interconnect layer is formed over the silicide layer and includes a first runner connected to the source region and second runner connected to the drain region. A second interconnect layer is formed over the first interconnect layer and includes a third runner connected to the first runner and a fourth runner connected to the second runner. An under bump metallization (UBM) is formed over and electrically connected to the second interconnect layer. A mask is disposed over the substrate with an opening in the mask aligned over the UBM. A conductive bump material is deposited within the opening in the mask. The mask is removed and the conductive bump material is reflowed to form a bump.
Abstract: An integrated circuit package-in-package system is provided including mounting first integrated circuits stacked in a first offset configuration over a die-attach paddle having a first edge and a second edge, opposing the first edge; connecting the first integrated circuits and a second edge lead adjacent the second edge; mounting second integrated circuits stacked in a second offset configuration, below and to the die-attach paddle; connecting the second integrated circuits and a first edge lead adjacent to the first edge; and encapsulating the first integrated circuits, second integrated circuits, and the die-attach paddle, with the first edge lead and the second edge lead partially exposed.
Type:
Grant
Filed:
December 6, 2007
Date of Patent:
February 3, 2015
Assignee:
STATS ChipPAC Ltd.
Inventors:
Chee Keong Chin, Jae Hak Yee, Yu Feng Feng, Frederick Cruz Santos
Abstract: A method for maintaining non-porous nickel layer at a nickel/passivation interface of a semiconductor device in a nickel/gold electroless plating process. The method can include sequentially electroless plating of each of the nickel layer and gold layer on the device layer to pre-determined thicknesses to prevent corrosion of the nickel layer from reaching the device layer during the electroless gold plating process.
Type:
Grant
Filed:
November 10, 2010
Date of Patent:
June 4, 2013
Assignee:
Texas Instruments Incorporated
Inventors:
Juan Alejandro Herbsommer, Osvaldo Lopez
Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a first and a second stacked structure, a first and a second semiconductor pillar, a semiconductor connection portion, a first and a second connection portion conductive layer, a first and a second pillar portion memory layer, a first and a second connection portion memory layer. The first and second stacked structures include electrode films and inter-electrode insulating films alternately stacked in a first direction. The second stacked structure is adjacent to the first stacked structure. The first and second semiconductor pillars pierce the first and second stacked structures, respectively. The semiconductor connection portion connects the first and second semiconductor pillars. The first and second pillar portion memory layers are provided between the electrode films and the semiconductor pillar.
Abstract: A bond pad and a method of making the same for a semiconductor die has a bonding region formed on the bond pad. A test region is formed on the bond pad and is adjacent to the bonding region.
Type:
Grant
Filed:
October 16, 2007
Date of Patent:
June 12, 2012
Assignee:
Amkor Technology, Inc.
Inventors:
Chan Ha Hwang, Do Hyun Na, Chang Deok Lee
Abstract: A semiconductor arrangement has a silicon body with a first surface and a second surface and a thick metal layer arranged on at least one surface of the silicon body. The thickness of the thick metal-layer is at least 10 micrometers (?m).
Abstract: In some aspects, a method of automated base-calling using at least one image obtained from a chemical sequencing process performed simultaneously on a plurality of DNA strands, the at least one image including intensity information corresponding to locations of at least one base in the plurality of DNA strands is provided.
Type:
Grant
Filed:
April 6, 2009
Date of Patent:
February 28, 2012
Assignee:
Massachusetts Institute of Technology
Inventors:
Xiaomeng Shi, Muriel Medard, Ralf Koetter, Nuala Ann Koetter, legal representative, Desmond S. Lun
Abstract: The invention relates to a sound field generator and a method of generating a sound field using the same. More particularly, the invention relates to a sound field generator and a method of generating the same, which can apply a filter in consideration of a masking effect in a time domain to a room impulse response, remove inaudible data depending on a frequency in a signal obtained by multiplying the room impulse response by an input signal in a frequency domain, and remove a signal block having a lower level than a level of a background noise block among output signal blocks to considerably reduce computational complexity required for performing a convolution, making it possible to generate an accurate sound field by minimizing sound quality distortion while implementing a real-time sound field generating system.
Type:
Grant
Filed:
August 20, 2008
Date of Patent:
January 17, 2012
Assignee:
Gwangju Institute of Science and Technology
Abstract: Provided is a thin film transistor (TFT) which uses CIS (CuInSe2), including Se, which is a chalcogen-based material, and can provide a rectifying function, and electric and optical switching functions of a diode. The TFT according to the present invention includes, a substrate, a gate electrode formed on a portion of the substrate, an insulating layer covering the substrate and a gate electrode, a plurality of CIS (CuInSe2) films formed on the insulating layer so as to cover the region where the gate electrode is formed; and source/drain regions separated from each other so as to comprise a trench exposing a portion of a surface of the CIS films.
Type:
Grant
Filed:
November 3, 2010
Date of Patent:
December 27, 2011
Assignee:
Electronics and Telecommunications Research Institute
Inventors:
Sang Su Lee, Kibong Song, Jeong Dae Suh, Keongam Kim, Doo-Hee Cho
Abstract: A semiconductor device is provided which includes a substrate including an inactive region and an active region, a gate electrode structure having portions overlying the active region, a compressive layer overlying the active region, and a tensile layer overlying the inactive region and located outside the active region. The active region has a lateral edge which defines a width of the active region, and a transverse edge which defines a length of the active region. The gate electrode structure includes: a common portion spaced apart from the active region; a plurality of gate electrode finger portions integral with the common portion, and a plurality of fillet portions integral with the common portion and the gate electrode finger portions. A portion of each gate electrode finger portion overlies the active region. The fillet portions are disposed between the common portion and the gate electrode finger portions, and do not overlie the active region.
Type:
Grant
Filed:
October 21, 2009
Date of Patent:
December 13, 2011
Assignee:
GLOBALFOUNDRIES Inc.
Inventors:
Akif Sultan, James F. Buller, Kaveri Mathur
Abstract: A semiconductor device and method. One embodiment provides an encapsulation plate defining a first main surface and a second main surface opposite to the first main surface. The encapsulation plate includes multiple semiconductor chips. An electrically conductive layer is applied to the first and second main surface of the encapsulation plate at the same time.
Type:
Grant
Filed:
February 18, 2009
Date of Patent:
December 6, 2011
Assignee:
Infineon Technologies AG
Inventors:
Jens Pohl, Markus Brunnbauer, Irmgard Escher-Poeppel, Thorsten Meyer
Abstract: A semiconductor device having increased reliability includes a fuse region and a monitoring region. Fuses are located on an insulation film in the fuse region and are exposed through fuse windows. A monitoring pattern is located on the insulation film in the monitoring region. The monitoring pattern includes sub-patterns that are exposed through a monitoring window.
Abstract: Semiconductor devices and methods of manufacture thereof are disclosed. In a preferred embodiment, a method of manufacturing a semiconductor device includes providing a semiconductor wafer, forming at least one isolation structure within the semiconductor wafer, and forming at least one feature over the semiconductor wafer. A top portion of the at least one isolation structure is removed, and a liner is formed over the semiconductor wafer, the at least one feature, and the at least one isolation structure. A fill material is formed over the liner. The fill material and the liner are removed from over at least a portion of a top surface of the semiconductor wafer.
Type:
Grant
Filed:
November 25, 2009
Date of Patent:
November 22, 2011
Assignees:
Infineon Technologies AG, International Business Machines Corporation
Inventors:
Jin-Ping Han, Thomas W. Dyer, Henry Utomo, Rajendran Krishnasamy
Abstract: A semiconductor device has a plurality of similar sized semiconductor die each with a plurality of bond pads formed over a surface of the semiconductor die. An insulating layer is formed around a periphery of each semiconductor die. A plurality of conductive THVs is formed through the insulating layer. A plurality of conductive traces is formed over the surface of the semiconductor die electrically connected between the bond pads and conductive THVs. The semiconductor die are stacked to electrically connect the conductive THVs between adjacent semiconductor die. The stacked semiconductor die are mounted within an integrated cavity of a substrate or leadframe structure. An encapsulant is deposited over the substrate or leadframe structure and the semiconductor die. A thermally conductive lid is formed over a surface of the substrate or leadframe structure. The stacked semiconductor die are attached to the thermally conductive lid.
Type:
Grant
Filed:
May 27, 2010
Date of Patent:
November 22, 2011
Assignee:
STATS ChipPAC, Ltd.
Inventors:
Byung Tai Do, Heap Hoe Kuan, Seng Guan Chow
Abstract: A thin-film transistor includes a substrate, and a gate including a double-layered structure having first and second metal layers provided on the substrate, the first metal layer being wider than the second metal layer by 1 to 4 ?m. A method of making such a thin-film transistor includes the steps of: depositing a first metal layer on a substrate, depositing a second metal layers directly on the first metal layer; forming a photoresist having a designated width on the second metal layer; patterning the second metal layer via isotropic etching using the photoresist as a mask; patterning the first metal layer by means of an anisotropic etching using the photoresist as a mask, the first metal layer being etched to have the designated width, thus forming a gate having a laminated structure of the first and second metal layers; and removing the photoresist.