Patents Examined by Michael Krofcheck
-
Patent number: 11347661Abstract: Techniques for transitioning between thread-confined memory segments and shared memory segments are disclosed. The system may instantiate a confined memory segment view. The confined memory segment view confines access to a memory segment to a particular thread. The system may further receive a request to change access permissions for the confined memory segment to allow access by a first set of one or more threads. Responsive to receiving the request to change access permissions for the confined memory segment, the system may instantiate a new memory segment view, wherein the new memory segment view permits access to the memory segment by the first set of one or more threads. The system may also copy metadata from the confined memory segment view to the new memory segment view. The system may de-allocate the memory segment in response to determining that there are no memory segment views associated with the memory segment.Type: GrantFiled: September 17, 2020Date of Patent: May 31, 2022Assignee: Oracle International CorporationInventors: Maurizio Cimadamore, James Malcolm Laskey, Jorn Bender Vernee
-
Patent number: 11340826Abstract: A solid state drive is provided for improving write consistency when replicating data. The solid state drive includes a plurality of memory die, a host interface, and a memory controller. The memory controller is configured to receive write commands from a host server, update a list of write commands and a status of execution of the write commands to include the write commands from the host server, and write data payloads associated with the write commands to at least a first memory die and a second memory die of the plurality of memory die. In response to the data payloads being written, the memory controller is configured to update the status of execution for the data payloads in the list of write commands and receive an indication that the data payloads have been written to an external device.Type: GrantFiled: September 13, 2019Date of Patent: May 24, 2022Assignee: Kioxia CorporationInventor: Hubbert Smith
-
Patent number: 11334501Abstract: In some examples, a control device includes a controller to receive, from a requester device that is separate from the control device, a request to access a first memory region of a memory. The controller is to determine, based on occurrence of a systems initialization event and according to permissions information that identifies access permissions for respective memory regions of the memory, whether access of content in the first memory region is allowed.Type: GrantFiled: January 28, 2020Date of Patent: May 17, 2022Assignee: Hewlett Packard Enterprise Development LPInventors: Geoffrey Ndu, Ludovic Emmanuel Paul Noel Jacquin
-
Patent number: 11327681Abstract: A memory system with at least one namespace includes a memory device and a controller. The memory device includes a plurality of single-level cell (SLC) buffers and a plurality of memory blocks, wherein each memory block includes a plurality of memory cells, each memory cell storing multi-bit data, and is allocated for a respective one of a plurality of zones, wherein each of the at least one namespace is divided by at least some of the plurality of zones. The controller is configured to receive a program request related to at least one application program executed by a host, to determine at least one zone designated by the at least one application program as an open state, and to control the memory device to perform a program operation on at least one memory block allocated for an open state zone.Type: GrantFiled: July 30, 2020Date of Patent: May 10, 2022Assignee: SK hynix Inc.Inventors: Hee Chan Shin, Young Ho Ahn, Yong Seok Oh, Jhu Yeong Jhin
-
Patent number: 11321003Abstract: A technique for performing deduplication extends a match found in a digest database by looking forward and/or backward to adjacent data elements. The technique performs data comparisons between data blocks adjacent to a candidate block and corresponding data blocks adjacent to an identified target block. If the data comparisons indicate that an adjacent candidate block matches an adjacent target block, then the adjacent candidate block may be deduplicated to the adjacent target block without having to compute a hash value of the adjacent candidate block or to perform a separate lookup into the digest database.Type: GrantFiled: October 30, 2019Date of Patent: May 3, 2022Assignee: EMC IP Holding Company LLCInventors: Uri Shabi, Ronen Gazit
-
Patent number: 11314659Abstract: Provided are techniques for using real segments and alternate segments in Non-Volatile Storage (NVS). One or more write requests for a track are executed by alternating between storing data in one or more sectors of real segments and one or more sectors of alternate segments for each of the write requests, while setting indicators in a real sector structure and an alternate sector structure. In response to determining that the one or more write requests for the track have completed, the data stored in the one or more sectors of the real segments and in the one or more sectors of the alternate segments are merged to form newly written data. In response to determining that a hardened, previously written data of a track does exist in Non-Volatile Storage (NVS), the newly written data is merged with the hardened, previously written data in the NVS. The merged data is committed.Type: GrantFiled: September 5, 2017Date of Patent: April 26, 2022Assignee: International Business Machines CorporationInventors: Kyler A. Anderson, Kevin J. Ash, Lokesh M. Gupta, Matthew J. Kalos
-
Patent number: 11314647Abstract: Methods and systems for managing synonyms in VIPT caches are disclosed. A method includes tracking lines of a copied cache using a directory, examining a specified bit of a virtual address that is associated with a load request and determining its status and making an entry in one of a plurality of parts of the directory based on the status of the specified bit of the virtual address that is examined. The method further includes updating one of, and invalidating the other of, a cache line that is associated with the virtual address that is stored in a first index of the copied cache, and a cache line that is associated with a synonym of the virtual address that is stored at a second index of the copied cache, upon receiving a request to update a physical address associated with the virtual address.Type: GrantFiled: December 23, 2019Date of Patent: April 26, 2022Assignee: INTEL CORPORATIONInventor: Karthikeyan Avudaiyappan
-
Patent number: 11314653Abstract: A controller that controls a memory device including a plurality of pages each corresponding to a physical address, the controller may include: a memory suitable for storing a plurality of logical-to-physical (L2P) chunks each indicating mapping between one or more logical addresses and one or more physical addresses and an original valid page bitmap (VPB) indicating whether each of the plurality of pages is a valid page that stores valid data; and a processor suitable for generating a reconstructed VPB based on normal L2P chunks when an corrupted L2P chunk is detected, detecting pages having different states in the original VPB and the reconstructed VPB, obtaining logical addresses mapped to physical addresses of the detected pages, respectively, and recovering the corrupted L2P chunk based on the physical addresses of the detected pages and the obtained logical addresses.Type: GrantFiled: January 14, 2021Date of Patent: April 26, 2022Assignee: SK hynix Inc.Inventors: Ju Hyun Kim, Do Hun Kim, Jin Yeong Kim
-
Patent number: 11307997Abstract: Systems, methods and computer-readable memory for garbage collection in a storage device. One method comprises, upon a write of data to a first garbage collection unit (GCU) of the storage device, incrementing a number of logical mapping units stored in the first GCU along with a number of logical mapping units with valid data stored in the first GCU. A number of logical mapping units with invalid data stored in a second GCU is decremented based on the incremented number of logical mapping units with valid data stored in the first GCU. The second GCU is erased when a valid data rate of the second GCU is below a valid data rate of the first GCU.Type: GrantFiled: June 23, 2020Date of Patent: April 19, 2022Assignee: Seagate Technology LLCInventors: Hongmei Xie, Zejiang Qu, Hackbin Kim, Erich Franz Haratsch
-
Patent number: 11307788Abstract: In some examples, a system associates a plurality of buffers in a memory with respective multiple bins of a fingerprint index in persistent storage. The system computes fingerprints for incoming data units, and selects, based on an adaptive sampling indication, a subset of the fingerprints. The system adds fingerprint index entries corresponding to the selected subset of the fingerprints to a respective subset of the multiple bins, wherein adding a fingerprint index entry to a bin of the respective subset of the multiple bins comprises adding the fingerprint index entry to the buffer of the bin.Type: GrantFiled: October 31, 2019Date of Patent: April 19, 2022Assignee: Hewlett Packard Enterprise Development LPInventors: Sudhanshu Goswami, Srivenkatesh Kumar Vaithianathan
-
Patent number: 11275519Abstract: Systems for high performance restore of data to storage devices. A method embodiment commences upon identifying a plurality of virtual disks to be grouped together into one or more consistency sets. Storage I/O commands for the plurality of virtual disks of the consistency sets are captured into multiple levels of backup data. On a time schedule, multiple levels of backup data for the virtual disks are cascaded by processing data from one or more higher granularity levels of backup data to one or more lower granularity levels of backup data. A restore operation can access the multiple levels of backup data to construct a restore set that is consistent to a designated point in time or to a designated state. Multiple staging areas can be maintained using lightweight snapshot data structures that each comprise a series of captured I/Os to be replayed over other datasets to generate a restore set.Type: GrantFiled: November 26, 2018Date of Patent: March 15, 2022Assignee: Nutanix, Inc.Inventors: Parthasarathy Ramachandran, Bharat Kumar Beedu, Monoreet Mutsuddi, Vanita Prabhu, Mayur Vijay Sadavarte
-
Patent number: 11269516Abstract: A method, computer program product, and computing system for receiving content on a high-availability storage system. The content is compared to one or more entries in a static database associated with a cache memory system of the high-availability storage system. If the content does not match the one or more entries in the static database, the content is compared to one or more entries in a dynamic database associated with the cache memory system. If the content does not match the one or more entries in the dynamic database: the content is written to the cache memory system and a representation of the content is written to a temporal database associated with the cache memory system and maintained for a defined period of time.Type: GrantFiled: October 31, 2017Date of Patent: March 8, 2022Assignee: EMC IP HOLDING COMPANY, LLCInventors: Philippe Armangau, Pierluca Chiodelli, George Papadopoulos
-
Patent number: 11263155Abstract: A realm management unit (RMU) maintains an ownership table specifying ownership entries for corresponding memory regions defining ownership attributes specifying, from among a plurality of realms, an owner realm of the corresponding region. Each realm corresponds to at least a portion of at least one software process. The owner realm has a right to exclude other realms from accessing data stored in the corresponding region. Memory access is controlled based on the ownership table. In response to a region fuse command specifying a fuse target address indicative contiguous regions of memory to be fused into a fused group of regions, a region fuse operation updates the ownership table to indicate that the ownership attributes for the fused group of regions are represented by a single ownership entry. This provides architectural support for enabling improvement of TLB performance.Type: GrantFiled: December 10, 2018Date of Patent: March 1, 2022Assignee: Arm LimitedInventors: Jason Parker, Martin Weidmann
-
Patent number: 11262935Abstract: Distributed deduplication wherein runtime performance of dedup pipelines in all nodes is monitored. The bottleneck for each pipeline is identified and machine resources from different nodes are reallocated to seek to balance the costs of each stage of each task in each of the pipelines. While the overall cost for each task may remain the same, stalls may be eliminated such that the total cost to complete all the tasks is reduced. The global dedup ratio and the local compression ratio may be used to weight certain stage costs.Type: GrantFiled: October 30, 2019Date of Patent: March 1, 2022Assignee: EMC IP HOLDING COMPANY LLCInventors: Bing Liu, George Mathew
-
Patent number: 11263129Abstract: A processor having a functional slice architecture is divided into a plurality of functional units (“tiles”) organized into a plurality of slices. Each slice is configured to perform specific functions within the processor, which may include memory slices (MEM) for storing operand data, and arithmetic logic slices for performing operations on received operand data. The tiles of the processor are configured to stream operand data across a first dimension, and receive instructions across a second dimension orthogonal to the first dimension. The timing of data and instruction flows are configured such that corresponding data and instructions are received at each tile with a predetermined temporal relationship, allowing operand data to be transmitted between the slices of the processor without any accompanying metadata. Instead, each slice is able to determine what operations to perform on received data based upon the timing at which the data is received.Type: GrantFiled: July 30, 2019Date of Patent: March 1, 2022Assignee: Groq, Inc.Inventors: Jonathan Alexander Ross, Dennis Charles Abts, John Thompson, Gregory M. Thorson
-
Patent number: 11243699Abstract: Systems and methods are disclosed comprising receiving a request for a descriptor of a storage system, sending the descriptor to the host including an indication that a component of the storage device is in a restricted operation mode, wherein the host device utilizes the indication to determine a boot mode of the host device.Type: GrantFiled: May 22, 2019Date of Patent: February 8, 2022Assignee: Micron Technology, Inc.Inventors: Giuseppe Cariello, Jonathan Scott Parry
-
Patent number: 11243880Abstract: A processor having a functional slice architecture is divided into a plurality of functional units (“tiles”) organized into a plurality of slices. Each slice is configured to perform specific functions within the processor, which may include memory slices (MEM) for storing operand data, and arithmetic logic slices for performing operations on received operand data. The tiles of the processor are configured to stream operand data across a first dimension, and receive instructions across a second dimension orthogonal to the first dimension. The timing of data and instruction flows are configured such that corresponding data and instructions are received at each tile with a predetermined temporal relationship, allowing operand data to be transmitted between the slices of the processor without any accompanying metadata. Instead, each slice is able to determine what operations to perform on received data based upon the timing at which the data is received.Type: GrantFiled: September 14, 2018Date of Patent: February 8, 2022Assignee: Groq, Inc.Inventors: Jonathan Alexander Ross, Dennis Charles Abts, John Thompson, Gregory M. Thorson
-
Patent number: 11237957Abstract: A realm management unit (RMU) 20 manages ownership of memory regions by realms, each realm corresponding to at least a portion of a software process executed by processing circuitry. Memory access circuitry 26 enforces ownership rights for the regions, with the owner realm having a right to exclude other realms from accessing data stored within its owned region. The RMU 20 controls transitions of memory regions between region states, including an invalid state 220, a valid state 222, and a scrub-commit state 800 in which the memory region is allocated to an owner realm, inaccessible to that owner realm until a scrubbing process has been performed for the memory region to set each storage location of the region to a value uncorrelated with a previous value stored in the storage location, and prevented from being reallocated to a different owner realm.Type: GrantFiled: October 11, 2018Date of Patent: February 1, 2022Assignee: Arm LimitedInventors: Jason Parker, Djordje Kovacevic, Gareth Rhys Stockwell, Matthew Lucien Evans
-
Patent number: 11237734Abstract: An apparatus having memory dies with a memory cell array divided into a plurality of data segments. A stagger circuit selects a common command signal and sets a column access signal to select a data segment to be accessed based on the common command signal and/or an individual command signal to perform a memory operation corresponding to the selected common command signal on the selected data segment. A data bus connects the memory cell arrays to form data units with each data unit including a data segment from each memory cell array and configured such that the data segments are connected in parallel to the data bus and use a same line of the data bus. The stagger circuits are configured such that data segments identified for activation in the plurality of memory dies are not part of a same data unit.Type: GrantFiled: August 19, 2019Date of Patent: February 1, 2022Assignee: Micron Technology, Inc.Inventor: Yuan He
-
Patent number: 11232044Abstract: According to one embodiment, a data storage apparatus includes a controller with a data protection function. The controller manages first and second personal identification data. The first personal identification data only includes authority to request inactivation of the data protection function. The second personal identification data includes authority to request inactivation of the data protection function and activation of the data protection function. The controller permits setting of the first personal identification data, when the second personal identification data is used for successful authentication and the first personal identification data is an initial value, or when the data protection function is in an inactive state.Type: GrantFiled: October 24, 2019Date of Patent: January 25, 2022Assignee: Toshiba Memory CorporationInventors: Hiroshi Isozaki, Koichi Nagai