Patents Examined by Michael T. Tran
-
Patent number: 11704064Abstract: A memory controller configured to control a non-volatile memory device includes: a signal generator configured to generate a plurality of control signals comprising a first signal and a second control signal; a core configured to provide a command for an operation of the non-volatile device; and a controller interface circuit configured to interface with the non-volatile memory device, wherein the controller interface circuit comprises a first transmitter connected to a first signal line and a second signal line; and a first receiver connected to the first signal line, and the first control signal and the second control signal are respectively transmitted to the non-volatile memory device through the first signal line and the second signal line.Type: GrantFiled: May 17, 2021Date of Patent: July 18, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Choongeui Lee, Chulseung Lee
-
Patent number: 11698730Abstract: A data storage method, apparatus, and device, and a readable storage medium. The method includes: after a random access memory is powered on, obtaining target data to be stored in a fixed storage address of the random access memory; determining a target transmission mode from a bit value change transmission mode and a bit value fixed transmission mode, wherein the target transmission mode is different from a historical transmission mode determined after the random access memory is powered on last time; and transmitting the target data from and to the random access memory according to the target transmission mode. The method can prevent data from being stolen after power-down of the target data, and guarantees the data security.Type: GrantFiled: January 22, 2021Date of Patent: July 11, 2023Assignee: INSPUR ELECTRONIC INFORMATION INDUSTRY CO., LTD.Inventors: Dongdong Jiang, Yaqian Zhao, Gang Dong, Rengang Li, Haiwei Liu, Hongbin Yang, Chen Li
-
Patent number: 11694763Abstract: A system includes a memory device having a plurality of groups of memory cells and a processing device communicatively coupled to the memory device. The processing device is be configured to read a first group of memory cells of the plurality to determine a calibrated read voltage associated with the group of memory cells. The processing device is further configured to determine, using the calibrated read voltage associated with the first group of memory cells, a bit error rate (BER) of a second group of memory cells of the plurality. Prior to causing the memory device to perform a copyback operation on the plurality of groups of memory cells, the processing device is further configured to determine whether to perform a subsequent read voltage calibration on at least the second group of the plurality based, at least partially, on a comparison between the determined BER and a threshold BER.Type: GrantFiled: March 21, 2022Date of Patent: July 4, 2023Assignee: Micron Technology, Inc.Inventors: Kishore K. Muchherla, Niccolo' Righetti, Jeffrey S. McNeil, Jr., Akira Goda, Todd A. Marquart, Mark A. Helm, Gil Golov, Jeremy Binfet, Carmine Miccoli, Giuseppina Puzzilli
-
Patent number: 11688466Abstract: A page buffer circuit in a memory device includes a logic element configured to perform a series of calculations pertaining to one or more memory access operations and generate a plurality of calculation results associated with the series of calculations and a dynamic memory element coupled with the logic element and configured to store the plurality of calculation results. The page buffer circuit further includes an isolation element coupled between the logic element and the dynamic memory element, the isolation element to permit a calculation result from the logic element to pass to the dynamic memory element when activated and a circuit coupled to the dynamic memory element and configured to perform pre-charging operations associated with the one or more memory access operations and based at least in part on the plurality of calculation results stored in the dynamic memory element.Type: GrantFiled: February 23, 2022Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventors: Violante Moschiano, Dheeraj Srinivasan, Andrea D'Alessandro
-
Patent number: 11688480Abstract: A layout structure of a small-area one time programmable (OTP) memory using a complementary FET (CFET) is provided. The OTP memory has transistors TP as a program element and transistors TS as a switch element. The transistors TP are three-dimensional transistors of which channel portions overlap each other as viewed in plan. The transistors TS are three-dimensional transistors of which channel portions overlap each other as viewed in plan. The OTP memory of two bits is implemented in a small area.Type: GrantFiled: December 23, 2021Date of Patent: June 27, 2023Assignee: SOCIONEXT INC.Inventor: Tomoyuki Yamada
-
Patent number: 11682466Abstract: A read-write circuit of a one-time programmable memory, including: an antifuse array including: n*n antifuse units, between a first node and a second node, the control terminals of switching elements in the antifuse units coupled to AND signals of different word line signals and bit line signals; the first switching device and the first capacitor connected in parallel between the second node and the second voltage source; the reference array including reference resistance and reference switching elements connected in series between the first and third nodes, the reference switching element's control end coupled to OR signals of the n*n AND signals; the second switching device and the second capacitor connected in parallel between the third node and second voltage source; a comparison circuit's first input terminal coupled to the second node and second input terminal coupled to the third node. The circuit has simpler connections, smaller area, and higher reliability.Type: GrantFiled: May 29, 2020Date of Patent: June 20, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Xin Li, Zhan Ying
-
Patent number: 11682451Abstract: The current disclosure is directed to a SRAM bit cell having a reduced coupling capacitance. In a vertical direction, a wordline “WL” and a bitline “BL” of the SRAM cell are stacked further away from one another to reduce the coupling capacitance between the WL and the BL. In an embodiment, the WL is vertically spaced apart from the BL with one or more metallization level that none of the WL or the BL is formed from. Connection island structures or jumper structures are provided to connect the upper one of the WL or the BL to the transistors of the SRAM cell.Type: GrantFiled: August 19, 2021Date of Patent: June 20, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chao-Yuan Chang, Kian-Long Lim, Jui-Lin Chen, Feng-Ming Chang
-
Patent number: 11682465Abstract: An integrated circuit includes a TSV extending from a first surface of a semiconductor substrate to a second surface of the semiconductor substrate and having a first end and a second end, and a non-volatile repair circuit. The non-volatile repair circuit includes a one-time programmable (OTP) element having a programming terminal, wherein in response to an application of a fuse voltage to the programming terminal, the OTP element electrically couples the first end of the TSV to the second end of the TSV.Type: GrantFiled: September 30, 2021Date of Patent: June 20, 2023Assignee: ATI Technologies ULCInventors: Zheng Gong, Jiao Wang, Zhenhua Yang
-
Patent number: 11682453Abstract: Devices and methods are provided for word line pulse width control for a static random access memory (SRAM) devices. A control circuit includes a first transistor, an inverter coupled to the first transistor, and a second transistor comprising a gate, a first source/drain terminal and a second source/drain terminal. The second transistor is coupled to the inverter. The first source/drain terminal of the second transistor is coupled in series to the first transistor. The second source/drain terminal is coupled to a decoder driver circuit. The second transistor is configured to charge a load of a common decoder line so as to reduce an effective load of the decoder driver circuit.Type: GrantFiled: June 30, 2021Date of Patent: June 20, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Anjana Singh, Cheng Hung Lee, Hau-Tai Shieh, Yi-Tzu Chen
-
Patent number: 11682450Abstract: A read-port of a Static Random Access Memory (SRAM) cell includes a read-port pass-gate (R_PG) transistor and a read-port pull-down (R_PD) transistor. A write-port of the SRAM cell port includes at least a write-port pass-gate (W_PG) transistor, a write-port pull-down (W_PD) transistor, and a write-port pull-up (W_PU) transistor. The R_PG transistor, the R_PD transistor, the W_PG transistor, the W_PD transistor, and the W_PU transistor are gate-all-around (GAA) transistors. The R_PG transistor has a first channel width. The R_PD transistor has a second channel width. The W_PG transistor has a third channel width. The W_PD transistor has a fourth channel width. The W_PU transistor has a fifth channel width. The first channel width and the fourth channel width are each smaller than the second channel width. The third channel width is greater than the fifth channel width.Type: GrantFiled: July 15, 2021Date of Patent: June 20, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Jhon Jhy Liaw
-
Patent number: 11676675Abstract: A device includes a programmable ROM circuit, an address circuit, and a processor. The programmable ROM circuit includes multiple physically contiguous pairs of bit-cells, each pair of bit-cells includes an active layer trace extending continuously across both of the bit-cells, each pair of bit-cells comprises a shared contact layer point when the pair of bit-cells is programmed to a value of one and no shared contact layer point when the pair of bit-cells is programmed to a value of zero. The address circuit is coupled to the programmable ROM circuit and configured to address only a first bit-cell of each pair of bit-cells. The processor is coupled to the address circuit and the programmable ROM circuit and configured to use the address circuit to read data from one or more pairs of bit-cells of the programmable ROM circuit.Type: GrantFiled: June 24, 2022Date of Patent: June 13, 2023Assignee: Texas Instmments IncorporatedInventor: Ayaskanta Behera
-
Patent number: 11676665Abstract: A memory device includes a memory string and a control circuit coupled to the memory string. The memory string includes a top select gate, word lines, a bottom select gate, and a P-well. The control circuit is configured to, in an erasing operation, apply an erasing voltage to the P-well, apply a verifying voltage to a selected word line of the word lines after applying the erasing voltage to the P-well, and apply a first turn-on voltage to the bottom select gate, starting after applying the erasing voltage to the P-well and before applying the verifying voltage to the selected word line.Type: GrantFiled: September 24, 2021Date of Patent: June 13, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Kaiwei Li, Jianquan Jia, Hongtao Liu, An Zhang
-
Patent number: 11676663Abstract: A memory system includes a memory cell array and a controller coupled to the memory cell array. The controller is configured to control applying a first program voltage to a word line to program memory cells in the memory cell array, the memory cells being coupled to the word line, and in response to receiving a suspend command, control applying a positive bias discharge voltage to the word line when the first program voltage ramps down.Type: GrantFiled: January 11, 2022Date of Patent: June 13, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Zhi Chao Du, Yu Wang, Haibo Li, Ke Jiang, Ye Tian
-
Patent number: 11670341Abstract: Embodiments of a peak power management (PPM) circuit on a memory die are disclosed. The PPM circuit includes a first transistor and a second transistor arranged in parallel, wherein the first and second transistors each has a drain terminal electrically connected to a first power source and a second power source, respectively. The PPM circuit also includes a resistor having a first terminal electrically connected to respective source terminals of the first and second transistors. The PPM circuit further includes a first contact pad on the memory die, electrically connected to a second contact pad on a different memory die through a die-to-die connection. The PPM circuit also includes a third transistor with a drain terminal electrically connected to a second terminal of the resistor, and a source terminal electrically connected to the first contact pad.Type: GrantFiled: August 25, 2021Date of Patent: June 6, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventor: Qiang Tang
-
Patent number: 11670349Abstract: A memory circuit includes a precharge circuit and control circuit. The precharge circuit comprises a first precharge circuit, second precharge circuit, first power supply end, second power supply end, first control end, second control end and data end. The first precharge circuit is connected with the first power supply end, first control end and data end. The second precharge circuit is connected with the second power supply end, second control end and data end. A first precharge voltage is input into the first power supply end, and a second precharge voltage is input into the second power supply end. The control circuit is configured to control connection and disconnection between the data end and second power supply end and to control connection and disconnection between the data end and first power supply end.Type: GrantFiled: September 3, 2021Date of Patent: June 6, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Liang Zhang
-
Patent number: 11670394Abstract: A temperature exposure detection system includes a plurality of nonvolatile memory cells. The memory includes memory read circuitry for reading the plurality of memory cells to determine a data retention error rate of the plurality of memory cells. The temperature exposure detection system determines a temperature exposure of the system based on the determined data retention error rate.Type: GrantFiled: August 18, 2021Date of Patent: June 6, 2023Assignee: NXP B.V.Inventors: Michiel Jos van Duuren, Guido Jozef Maria Dormans, Anirban Roy
-
Patent number: 11651817Abstract: According to one embodiment, a semiconductor memory device includes a memory cell array, a data storage circuit and a control circuit. The data storage circuit holds first data to be written into the memory cell and holds 1 bit data calculated from the first data. The control circuit writes the data of n bits into the memory cell in a first write operation and then executes a second write operation. The control circuit carries out the following control in the second write operation. It reads data stored in the memory cell in the first write operation. It restores the first data based on the data read from the memory cell and the 1 bit data held in the data storage circuit. It writes the restored first data into the memory cell.Type: GrantFiled: July 16, 2021Date of Patent: May 16, 2023Assignee: Kioxia CorporationInventor: Noboru Shibata
-
Patent number: 11637237Abstract: This spin current magnetization rotational type magnetoresistive element includes a magnetoresistive effect element having a first ferromagnetic metal layer having a fixed magnetization orientation, a second ferromagnetic metal layer having a variable magnetization orientation, and a non-magnetic layer sandwiched between the first ferromagnetic metal layer and the second ferromagnetic metal layer, and spin-orbit torque wiring which extends in a direction that intersects the stacking direction of the magnetoresistive effect element, and is connected to the second ferromagnetic metal layer, wherein the electric current that flows through the magnetoresistive effect element and the electric current that flows through the spin-orbit torque wiring merge or are distributed in the portion where the magnetoresistive effect element and the spin-orbit torque wiring are connected.Type: GrantFiled: April 7, 2022Date of Patent: April 25, 2023Assignee: TDK CORPORATIONInventor: Tomoyuki Sasaki
-
Patent number: 11631465Abstract: A non-volatile memory device includes an upper semiconductor layer including a first metal pad and vertically stacked on a lower semiconductor layer. The upper semiconductor layer includes a first memory group spaced apart from a second memory group in a first horizontal direction by a separation region, and the lower semiconductor layer includes a second metal and a bypass circuit underlying at least a portion of the separation region and configured to selectively connect a first bit line of the first memory group with a second bit line of the second memory group. The upper semiconductor layer is vertically connected to the lower semiconductor layer by the first metal pad and the second metal pad.Type: GrantFiled: October 6, 2021Date of Patent: April 18, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Youn-Yeol Lee, Wook-Ghee Hahn
-
Patent number: 11631445Abstract: A semiconductor apparatus includes a memory controller and data storage configured to input and output data in synchronization with a clock signal provided from the memory controller. The data storage includes a memory cell array and a data output apparatus configure to output read data from the memory cell array by sensing a logic level of the read data during a low-level period of a first clock, which is an inverted signal of a divided clock of the clock signal, and a low-level period of a second clock, the second clock having a set to phase delay amount from the divided clock.Type: GrantFiled: June 7, 2021Date of Patent: April 18, 2023Assignee: SK hynix Inc.Inventor: Eun Ji Choi