Patents Examined by Minchul Yang
-
Patent number: 8860104Abstract: According to one embodiment, a semiconductor device includes, a semiconductor substrate including a plurality of fins formed in an upper surface of the semiconductor substrate in a first region to extend in a first direction, a first gate electrode extending in a second direction intersecting the first direction to straddle the fins, a first gate insulating film provided between the first gate electrode and the fins, a second gate electrode provided on the semiconductor substrate in the second region; and a second gate insulating film provided between the semiconductor substrate and the second gate electrode. A layer structure of the first gate electrode is different from a layer structure of the second gate electrode.Type: GrantFiled: March 1, 2012Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Gaku Sudo
-
Patent number: 8847186Abstract: A Zinc Oxide (ZnO) layer deposited using Atomic Layer Deposition (ALD) over a phase-change material forms a self-selected storage device. The diode formed at the ZnO/GST interface shows both rectification and storage capabilities within the PCM architecture.Type: GrantFiled: December 31, 2009Date of Patent: September 30, 2014Assignee: Micron Technology, Inc.Inventors: Andrea Redaelli, Agostino Pirovano
-
Patent number: 8846417Abstract: An optoelectronic device including at least one of a solar device, a semiconductor device, and an electronic device. The device includes a semiconductor unit. A plurality of metal fingers is disposed on a surface of the semiconductor unit for electrical conduction. Each of the metal fingers includes a pad area for forming an electrical contact. The optoelectronic device includes a plurality of pad areas that is available for connection to a bus bar, wherein each of the metal fingers is connected to a corresponding pad area for forming an electrical contact.Type: GrantFiled: August 31, 2011Date of Patent: September 30, 2014Assignee: Alta Devices, Inc.Inventor: Andreas Hegedus
-
Patent number: 8835213Abstract: A semiconductor device includes a substrate having an active region, a gate structure on the active region, and spacers formed on opposite sides of the gate structure. The gate structure includes a gate dielectric layer on the active region, a metal gate on the gate dielectric layer, and sidewalls on both side surfaces of the gate structure. Each of the sidewalls is interposed between the metal gate and one of the spacers. The sidewalls include a self-assembly material. The gate dielectric layer includes a high-K material. The spacers include silicon nitride. The gate structure also includes a buffer layer interposed between the metal gate and the gate dielectric layer.Type: GrantFiled: February 21, 2012Date of Patent: September 16, 2014Assignee: Semiconductor Manufacturing International (Beijing) CorporationInventor: Fumitake Mieno
-
Patent number: 8835911Abstract: A light emitting element has an anode, a cathode, a light emitting layer which is provided between the anode and the cathode and emits light by energizing the anode and the cathode, and a functional layer (a hole injecting layer and a hole transporting layer) which is provided between the anode and the light emitting layer in contact therewith and has a function of transporting a hole, in which the hole injecting layer and the hole transporting layer each are constituted including an electron transporting material having electron transporting properties. The content of the electron transporting material contained in the hole injecting layer and the content thereof contained in the hole transporting layer are different from each other.Type: GrantFiled: February 28, 2012Date of Patent: September 16, 2014Assignee: Seiko Epson CorporationInventors: Hidetoshi Yamamoto, Tetsuji Fujita
-
Patent number: 8829544Abstract: According to an embodiment, a semiconductor light emitting device includes a foundation layer, a first semiconductor layer, a light emitting layer, and a second semiconductor layer. The foundation layer has an unevenness having recesses, side portions, and protrusions. A first major surface of the foundation layer has an overlay-region. The foundation layer has a plurality of dislocations including first dislocations whose one ends reaching the recess and second dislocations whose one ends reaching the protrusion. A proportion of a number of the second dislocations reaching the first major surface to a number of all of the second dislocations is smaller than a proportion of a number of the first dislocations reaching the first major surface to a number of all of the first dislocations. A number of the dislocations reaching the overlay-region of the first major surface is smaller than a number of all of the first dislocations.Type: GrantFiled: February 28, 2012Date of Patent: September 9, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Toshiki Hikosaka, Yoshiyuki Harada, Maki Sugai, Shinya Nunoue
-
Patent number: 8822982Abstract: A light emitting device which is capable of suppressing deterioration by diffusion of impurities such as moisture, oxygen, alkaline metal and alkaline earth metal, and concretely, a flexible light emitting device which has light emitting element formed on a plastic substrate. On the plastic substrate, disposed are two layers and more of barrier films comprising a layer represented by AlNxOy which is capable of blocking intrusion of moisture and oxygen in a light emitting layer and blocking intrusion of impurities such as an alkaline metal and an alkaline earth metal in an active layer of TFT, and further, a stress relaxation film containing resin is disposed between two layers of barrier films.Type: GrantFiled: March 12, 2010Date of Patent: September 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Toru Takayama
-
Patent number: 8816468Abstract: A semiconductor rectifier includes a semiconductor substrate having a first type of conductivity. A first layer, which is formed on the substrate, has the first type of conductivity and is more lightly doped than the substrate. A second layer having a second type of conductivity is formed on the substrate and a metal layer is disposed over the second layer. The second layer is lightly doped so that a Schottky contact is formed between the metal layer and the second layer. A first electrode is formed over the metal layer and a second electrode is formed on a backside of the substrate.Type: GrantFiled: August 31, 2011Date of Patent: August 26, 2014Assignee: Vishay General Semiconductor LLCInventors: Chih-Wei Hsu, Florin Udrea, Yih-Yin Lin
-
Patent number: 8785961Abstract: Heat spreading substrate. In an embodiment in accordance with the present invention, an apparatus includes a first conductive layer, a first insulating layer disposed in contact with the first conductive layer and a thermally conductive layer disposed in contact with the first insulating layer, opposite the first conductive layer. The faces of the first conductive layer, the first insulating layer and the thermally conductive layer are substantially co-planar; and a sum of widths of faces of the first conductive layer, the first insulating layer and the thermally conductive layer is greater than a height of the faces. The first conductive layer and the first insulating layer may include rolled materials.Type: GrantFiled: February 17, 2012Date of Patent: July 22, 2014Assignee: Invensas CorporationInventor: Gabriel Z. Guevara
-
Patent number: 8778749Abstract: Air gap isolation in non-volatile memory arrays and related fabrication processes are provided. Air gaps are formed at least partially in isolation regions between active areas of the substrate. The air gaps may further extend above the substrate surface between adjacent layer stack columns. A sacrificial material is formed at least partially in the isolation regions, followed by forming a dielectric liner. The sacrificial material is removed to define air gaps prior to forming the control gate layer and then etching it and the layer stack columns to form individual control gates and columns of non-volatile storage elements.Type: GrantFiled: January 11, 2012Date of Patent: July 15, 2014Assignee: SanDisk Technologies Inc.Inventors: Jayavel Pachamuthu, Vinod R. Purayath, George Matamis
-
Patent number: 8772799Abstract: A display substrate includes a base substrate, color filter layers, a bottom supporting layer and a light-blocking and maintaining element. The base substrate includes a gate line, a data line crossing the gate line, and a switching element on the base substrate. The color filter layers are adjacent to each other on the base substrate. The bottom supporting layer is between the color filter layers adjacent to each other and on the base substrate. The light-blocking and maintaining element is between the color filter layers adjacent to each other, and on the bottom supporting layer. The light-blocking and maintaining element includes a light blocking portion, and a maintaining portion which overlaps the bottom supporting layer and protrudes from the light blocking portion.Type: GrantFiled: February 28, 2012Date of Patent: July 8, 2014Assignee: Samsung Display Co., Ltd.Inventors: Dong-Uk Kang, Chul Huh, Sang-Hun Lee, Gwan-Soo Kim
-
Patent number: 8772099Abstract: A method of detecting a detection target using a sensor requires a sensor having a transistor selected from the group of field-effect transistors or single electron transistors. The transistor includes a substrate, a source electrode disposed on the substrate and a drain electrode disposed on the substrate, and a channel forming a current path between the source electrode and the drawing electrode; an interaction-sensing gate comprising a specific substance; and a voltage gate. The method includes (a) providing the detection target on the interaction-sensing gate; (b) setting the gate voltage in the voltage gate at a predetermined level; (c) selectively interacting the specific substance with the detection target; (d) when the detection target interacts with the specific substance, changing a gate voltage in the voltage gate to adjust a characteristic of the transistor; and (e) measuring a change in the characteristic of the transistor to determine a presence of the detection target.Type: GrantFiled: July 24, 2012Date of Patent: July 8, 2014Assignee: Japan Science and Technology AgencyInventors: Kazuhiko Matsumoto, Atsuhiko Kojima, Satoru Nagao, Masanori Katou, Yutaka Yamada, Kazuhiro Nagaike, Yasuo Ifuku, Hiroshi Mitani
-
Patent number: 8772857Abstract: A vertical memory device includes a channel, a ground selection line (GSL), word lines and a string selection line (SSL). The channel extends in a first direction substantially perpendicular to a top surface of a substrate, and a thickness of the channel is different according to height. The GSL, the word lines and the SSL are sequentially formed on a sidewall of the channel in the first direction and spaced apart from each other.Type: GrantFiled: August 30, 2011Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byeong-In Choe, Jae-Hoon Jang, Sun-Il Shim, Han-Soo Kim, Jin-Man Han
-
Patent number: 8766326Abstract: A field-effect transistor or a single electron transistor is used as sensors for detecting a detection target such as a biological compound. A substrate has a first side and a second side, the second side being opposed to the first side. A source electrode is disposed on the first side of the substrate and a drain electrode disposed on the first side of the substrate, and a channel forms a current path between the source electrode and the drain electrode. An interaction-sensing gate is disposed on the second side of the substrate, the interaction-sensing gate having a specific substance that is capable of selectively interacting with the detection target. A gate for applying a gate voltage adjusts a characteristic of the transistor as the detection target changes the characteristic of the transistor when interacting with the specific substance.Type: GrantFiled: July 24, 2012Date of Patent: July 1, 2014Assignee: Japan Science and Technology AgencyInventors: Kazuhiko Matsumoto, Atsuhiko Kojima, Satoru Nagao, Masanori Katou, Yutaka Yamada, Kazuhiro Nagaike, Yasuo Ifuku, Hiroshi Mitani
-
Patent number: 8759919Abstract: A method for fabricating a semiconductor device includes forming a plurality of gate structures on a semiconductor substrate. The plurality of gate structures are arranged in a plurality of lines, wherein an end-to-end spacing between the lines is smaller than a line-to-line spacing between the lines. The method further includes forming an etch stop layer over the gate structures, forming an interlayer dielectric over the gate structures, and forming a dielectric film over the gate structures before the interlayer dielectric is formed. The dielectric film merges in end-to-end gaps formed in the end-to-end spacing between the gate structures.Type: GrantFiled: March 13, 2013Date of Patent: June 24, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Shiang-Bau Wang
-
Patent number: 8754438Abstract: An LED comprises a substrate, a buffer layer, an epitaxial layer and a conductive layer. The epitaxial layer comprises a first N-type epitaxial layer, a second N-type epitaxial layer, and a blocking layer with patterned grooves sandwiched between the first and second N-type epitaxial layers. The first and second N-type epitaxial layers make contact each other via the patterned grooves. Therefore, the LED enjoys a uniform current distribution and a larger light emitting area. A manufacturing method for the LED is also provided.Type: GrantFiled: February 19, 2012Date of Patent: June 17, 2014Assignee: Advanced Optoelectronics Technology, Inc.Inventors: Ya-Wen Lin, Shih-Cheng Huang, Po-Min Tu, Chia-Hung Huang, Shun-Kuei Yang
-
Patent number: 8748314Abstract: There is provided a method of manufacturing a semiconductor device, which includes forming a TiN film as a hard mask directly on a second p-SiCOH film formed on a substrate, forming an opening passing through the TiN film and the second p-SiCOH film by photolithography and etching, cleaning the inside of the opening, removing the TiN film after cleaning the inside, and forming a second metal film filling the opening directly on the second p-SiCOH film after removing the TiN film.Type: GrantFiled: January 25, 2011Date of Patent: June 10, 2014Assignee: Renesas Electronics CorporationInventor: Tatsuya Usami
-
Patent number: 8722533Abstract: A manufacturing method of a semiconductor device includes forming a structure comprising an interlayer dielectric layer on a substrate, an ultra-low-k material layer on the interlayer dielectric layer and a plug. The plug passes through the interlayer dielectric layer and the ultra-low-k material layer, and is formed of a first metal material. The method further includes removing an upper portion of the plug by etching to form a recessed portion, and filling the recessed portion with a second metal material. According to the method, contact-hole photolithography is performed only once, and thus avoids alignment issues that may occur when contact-hole photolithography needs to be performed twice.Type: GrantFiled: February 16, 2012Date of Patent: May 13, 2014Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Zhongshan Hong
-
Patent number: 8691637Abstract: Disclosed herein is a solid-state image pickup device including: a photoelectric conversion section configured to convert incident light into a signal charge; a transfer transistor configured to read the signal charge from the photoelectric conversion section and transfer the signal charge; and an amplifying transistor configured to amplify the signal charge read by the transfer transistor, wherein a compressive stress film having a compressive stress is formed on the amplifying transistor.Type: GrantFiled: December 22, 2011Date of Patent: April 8, 2014Assignee: Sony CorporationInventor: Shinichi Arakawa
-
Patent number: 8637371Abstract: Non-planar Metal Oxide Field Effect Transistors (MOSFETs) and methods for making non-planar MOSFETs with asymmetric, recessed source and drains having improved extrinsic resistance and fringing capacitance. The methods include a fin-last, replacement gate process to form the non-planar MOSFETs and employ a retrograde metal lift-off process to form the asymmetric source/drain recesses. The lift-off process creates one recess which is off-set from a gate structure while a second recess is aligned with the structure. Thus, source/drain asymmetry is achieved by the physical structure of the source/drains, and not merely by ion implantation. The resulting non-planar device has a first channel of a fin contacting a substantially undoped area on the drain side and a doped area on the source side, thus the first channel is asymmetric. A channel on atop surface of a fin is symmetric because it contacts doped areas on both the drain and source sides.Type: GrantFiled: February 16, 2012Date of Patent: January 28, 2014Assignee: International Business Machines CorporationInventors: Josephine B Chang, Paul Chang, Michael A Guillorn, Chung-hsun Lin, Jeffrey W Sleight