Patents Examined by Patrick C Chen
-
Patent number: 11863225Abstract: An electronic device may include wireless circuitry. The wireless circuitry may include a quadratic phase generator for outputting a perfectly interpolated constant amplitude zero autocorrelation (CAZAC) sequence for a transmit path. The quadratic phase generator may include a numerically controlled oscillator, a switch controlled based on a value output from the numerically controlled oscillator, a first integrator stage, and a second integrator stage connected in series with the first integrator stage. The numerically controlled oscillator may receive as inputs a chirp count and a word length. The switch may be configured to switchably feed one of two input values that are a function of the chirp count and the word length to the first integrator stage. The quadratic phase generator may output full-bandwidth chirps or reduced-bandwidth chirps. Bandwidth reduction can be achieved by scaling the two input values of the switches.Type: GrantFiled: September 7, 2021Date of Patent: January 2, 2024Assignee: Apple Inc.Inventors: Andreas Menkhoff, Andreas Boehme, Bernhard Sogl, Jochen Schrattenecker, Joonhoi Hur
-
Patent number: 11863149Abstract: A signal transmitter includes a plurality of driver slices. Each of the driver slices includes a driving circuit, a plurality of first transistors, and a plurality of second transistors. The driving circuit receives an input signal and outputting an output signal. The first transistors provide a first impedance according to signals on gate terminals of the first transistors. The second transistors provide a second impedance according to signals on gate terminals of the second transistors. Each of the gate terminals of the first transistors and the second transistors is selectively coupled to a bias voltage which controls the corresponding first transistor or second transistor to operate in a triode region, or coupled to a predetermined voltage which controls the corresponding first transistor or second transistor to behave as a switch.Type: GrantFiled: March 30, 2022Date of Patent: January 2, 2024Assignee: Novatek Microelectronics Corp.Inventors: Shu-Chin Chuang, Shih-Chun Lin, Ming-Hung Chien
-
Patent number: 11858303Abstract: A communication interface is provided between a towing vehicle and a trailer, which are connected by a plurality of connectors compliant with standards selected from ISO12098, ISO7638, ISO1185, ISO3731, ISO11446. Digital signals are transmissible between the towing vehicle and the towed vehicle via an ISO11992-3 CAN bus. Pins on the towing vehicles are connected to pins on the towed vehicle by twisted pairs of wires adapted to carry a digital differential signal to provide higher speed data transmission between the vehicles.Type: GrantFiled: May 27, 2019Date of Patent: January 2, 2024Assignee: KNORR-BREMSE Systeme fuer Nutzfahrzeuge GmbHInventors: Christian Staahl, Matthew Fry, Jochen Retter, Tibor Kandar
-
Patent number: 11855361Abstract: A method for fabricating a semiconductor die is provided. The method can include providing a semiconductor substrate, forming a set of field-effect transistors on the semiconductor substrate, each field-effect transistor in the set of field-effect transistors having a respective source, drain, gate, and body, forming a compensation circuit on the semiconductor substrate, and connecting the compensation circuit to the set of field-effect transistors in parallel, the compensation circuit configured to compensate a non-linearity effect generated by the set of field-effect transistors.Type: GrantFiled: December 6, 2021Date of Patent: December 26, 2023Assignee: Skyworks Solutions, Inc.Inventors: Zhiyang Liu, Nuttapong Srirattana
-
Patent number: 11855649Abstract: A spur measurement system uses a first device with a spur cancellation circuit that cancel spurs responsive to a frequency control word identifying a spurious tone of interest. A device under test generates a clock signal and supplies the clock signal to the first device through an optional divider. The spur cancellation circuit in the first device generates sine and cosine weights at the spurious tone of interest as part of the spur cancellation process. A first magnitude of the spurious tone in a phase-locked loop in the first device is determined according to the sine and cosine weights and a second magnitude of the spurious tone in the clock signal is determined by the first magnitude divided by gains associated with the first device.Type: GrantFiled: August 11, 2021Date of Patent: December 26, 2023Assignee: Skyworks Solutions, Inc.Inventors: Timothy A. Monk, Rajesh Thirugnanam
-
Patent number: 11848697Abstract: A communication device capable of transmitting and receiving high-potential signals is provided. The communication device includes a duplexer including first to fourth transistors, a transmission terminal, a reception terminal, an antenna terminal, and first and second control terminals. The transmission terminal is electrically connected to one of a source and a drain of each of the first and second transistors. The reception terminal is electrically connected to one of a source and a drain of each of the third and fourth transistors. The antenna terminal is electrically connected to the other of the source and the drain of each of the second and fourth transistors. The first control terminal is electrically connected to gates of the second and third transistors. The second control terminal is electrically connected to gates of the first and fourth transistors. A semiconductor of each of the first to fourth transistors contains a metal oxide.Type: GrantFiled: June 3, 2020Date of Patent: December 19, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takayuki Ikeda, Hitoshi Kunitake
-
Patent number: 11848664Abstract: In a semiconductor device capable of product-sum operation, variations in transistor characteristics are reduced. The semiconductor device includes a first circuit including a driver unit, a correction unit, and a holding unit, and an inverter circuit. The first circuit has a function of generating an inverted signal of a signal input to an input terminal of the first circuit and outputting the inverted signal to an output terminal of the first circuit. The driver unit includes a p-channel first transistor and an n-channel second transistor having a back gate. The correction unit has a function of correcting the threshold voltage of one or both of the first transistor and the second transistor. The holding unit has a function of holding the potential of the back gate of the second transistor. The output terminal of the first circuit is electrically connected to an input terminal of the inverter circuit.Type: GrantFiled: August 9, 2022Date of Patent: December 19, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hajime Kimura, Yoshiyuki Kurokawa, Tatsunori Inoue
-
Patent number: 11843181Abstract: An aviation antenna assembly may include a plurality of antenna elements, a directional control switch associated with each of the antenna elements to enable each of the antenna elements to transition between transmitting via a transmission via a transmit chain or receive via a receive chain, beam forming network elements disposed in the transmit chain and the receive chain, and an electronically controlled phased array stirring assembly operably coupled to the directional control switch of each of the antenna elements and to the beam forming network elements to perform electrical stirring with respect to signals in the transmit chain and the receive chain. The antenna elements, the directional control switch, the beam forming network elements, and the electronically controlled phased array stirring assembly of the antenna assembly are all disposed within a single radome attachable to an aircraft body.Type: GrantFiled: August 27, 2021Date of Patent: December 12, 2023Assignee: AEROANTENNA TECHNOLOGY, INC.Inventors: Alex Sissoev, Joseph Klein
-
Patent number: 11843380Abstract: The present disclosure relates to contactor, and device and method for controlling same. A control device for a contactor comprises a high side control unit, a first low side control unit, a second low side control unit, a freewheeling unit, and a controller. The high side control unit is configured to switch on or switch off the connection of the first magnetic unit and the second magnetic unit of the contactor with a power supply. The first low side control unit is configured to switch on or switch off the connection of the first magnetic unit with the reference voltage node. The second low side control unit is configured to switch on or switch off the connection of the second magnetic unit with the reference voltage node. The freewheeling unit is connected across a branch comprising a first magnetic unit and a first low side control unit and connected across a branch comprising a second magnetic unit and a second low side control unit.Type: GrantFiled: December 18, 2020Date of Patent: December 12, 2023Assignee: Schneider Electric Industries SASInventors: Jiezhao Wang, Vincent Geffroy, Zifang Mao, Yongpeng Jia
-
Patent number: 11837948Abstract: Some aspects of the present disclosure provide for a circuit. In at least some examples, the circuit includes an integrator coupled between a first node and a second node and a filter coupled between the second node and a third node. The circuit further includes a buffer coupled between the third node and a fourth node and a first switch coupled between the fourth node and a fifth node. The circuit further includes a first capacitor coupled between the fifth node and a ground node, a first resistor comprising a first terminal coupled to the fifth node and a second terminal, a second switch coupled between the second terminal of the first resistor and the ground node.Type: GrantFiled: August 26, 2022Date of Patent: December 5, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jiancong Ruan, Runqin Tan, Zhicheng Hu
-
Patent number: 11824554Abstract: An analog-to-digital converter is disclosed that converts an input analog potential to a digital conversion value. An analog-to-digital converter according to one or more embodiments may include a comparator that compares the input analog potential with a reference potential; and a conversion circuit that measures comparison operation time from a start to an end of a comparison operation by the comparator and outputs the digital conversion value according to the measured comparison operation time and a comparison result by the comparator.Type: GrantFiled: December 23, 2021Date of Patent: November 21, 2023Assignee: SANKEN ELECTRIC CO., LTD.Inventor: Hideki Hayashi
-
High-voltage tolerant, high-speed reverse current detection and protection for buck-boost converters
Patent number: 11821927Abstract: A controller includes a buck gate driver coupled to first high-side switch and first low-side switch of a buck-boost (BB) converter. A zero crossing detection (ZCD) comparator is coupled to first low-side switch. The ZCD comparator is to, while the BB converter operates in buck mode: detect zero current flow through inductor; and turn off first low-side switch in response to detecting the zero current. A boost gate driver is coupled to second high-side switch and second low-side switch of the BB converter. A reverse current detection (RCD) comparator coupled to second high-side switch. The RCD comparator is to, while the BB converter operates in boost mode: detect zero current flow through second high-side switch; and turn off second high-side switch in response to detecting the zero current.Type: GrantFiled: August 6, 2021Date of Patent: November 21, 2023Assignee: Cypress Semiconductor CorporationInventors: Partha Mondal, Tudu Balia, Hariom Rai, Pulkit Shah -
Patent number: 11791801Abstract: An impedance control circuit includes a configuration channel interface, three resistors and two transistors. The configuration channel interface is coupled to a universal serial bus device. The first resistor has a first terminal coupled to the configuration channel interface. The first transistor has a first terminal coupled to a second terminal of the first resistor, and a second terminal coupled to a system voltage terminal. The second transistor has a first terminal coupled to the second terminal of the first resistor, and a second terminal coupled to the system voltage terminal. The second resistor has a first terminal coupled to the second terminal of the first resistor, and a second terminal coupled to a control terminal of the second transistor. The third resistor has a first terminal coupled to the second terminal of the second resistor, and a second terminal coupled to the system voltage terminal.Type: GrantFiled: April 11, 2022Date of Patent: October 17, 2023Assignee: Realtek Semiconductor Corp.Inventor: Ya-Hsuan Sung
-
Patent number: 11770151Abstract: A signal receiver and a signal transceiver are provided, which may avoid unnecessary leakage current. The signal receiver includes a termination switch pair, a first resistor, a second resistor, and a pull-down circuit. The termination switch pair receives an operation power supply. The termination switch pair has a common control end. The first resistor is coupled between a first signal input end and the common control end. The second resistor is coupled between a second signal input end and the common control end. The pull-down circuit is coupled between the common control end and a reference voltage end. The pull-down circuit determines whether to pull down a first control voltage on the common control end to a reference voltage according to a power-on state or a power-off state of the signal receiver.Type: GrantFiled: November 22, 2021Date of Patent: September 26, 2023Assignee: ALI CORPORATIONInventors: Chen Hsu, Ming-Ta Lee
-
Patent number: 11757413Abstract: Disclosed are a hybrid mode based audio processing method and an apparatus therefor. A hybrid mode based audio processing apparatus according to an exemplary embodiment of the present disclosure includes a signal converting unit which converts a digital signal of an input sound source into an analog signal; a mode controller which analyzes the input sound source, sets an amplification mode according to the analysis result, and generates an amplification control signal to control the amplification mode; an amplifying unit which amplifies the analog signal in the amplification mode set based on the amplification control signal; and an audio output unit which outputs an audio corresponding to the amplified analog signal.Type: GrantFiled: March 2, 2022Date of Patent: September 12, 2023Assignee: DREAMUS COMPANYInventors: Seung Ho Yu, Ji Heon Ahn
-
Patent number: 11750201Abstract: A delay locked loop circuit includes a delay line, a phase detector, a selection controller, and a charge pump. The delay line delays, based on a delay control voltage, a reference clock signal to generate an internal clock signal and a feedback clock signal. The phase detector compares phases of the internal clock signal and the feedback clock signal to generate a first detection signal and a second detection signal. The selection controller provides the reference clock signal as an up-signal and a down-signal. The charge pump generates the delay control voltage based on the up-signal and the down-signal.Type: GrantFiled: June 14, 2021Date of Patent: September 5, 2023Assignee: SK hynix Inc.Inventors: Yun Tack Han, Kyeong Min Kim
-
Patent number: 11742821Abstract: A multiplexer includes: a multilayered body including dielectric layers stacked and having first and second surfaces; a common terminal, a first terminal, a second terminal, and a ground terminal disposed on a surface of the multilayered body; a first filter disposed in the multilayered body and electrically connected between the common terminal and the first terminal; a second filter including: a first inductor electrically connected between the common terminal and the second terminal; and a second inductor connected in series with the first inductor between the first inductor and the second terminal, the second inductor at least partially overlapping with the first inductor, a capacitance between a first end of the second inductor electrically closer to the common terminal and the ground terminal being larger than a capacitance between a first end of the first inductor electrically closer to the common terminal and the ground terminal.Type: GrantFiled: June 16, 2020Date of Patent: August 29, 2023Assignee: TAIYO YUDEN CO., LTD.Inventor: Hirotaka Takeuchi
-
Patent number: 11728820Abstract: The present disclosure belongs to the technical field of analog or digital-analog hybrid integrated circuits, and relates to a high-speed SAR_ADC digital logic circuit, in particular to a high-speed digital logic circuit for SAR_ADC and a sampling adjustment method. The digital logic circuit includes a comparator, a logic control unit parallel to the comparator, and a capacitor array DAC. The comparator and the logic control unit are simultaneously triggered by a clock signal. The comparator outputs a valid comparison result Dp/Dn, the logic control unit outputs a corresponding rising edge signal, the rising edge signal is slightly later than Dp/Dn output by the comparator through setting a delay match, Dp/Dn is captured by the corresponding rising edge signal, thereby settling a capacitor array. The present disclosure eliminates the disadvantage of the improper settling of the capacitor array of the traditional parallel digital logic.Type: GrantFiled: January 7, 2020Date of Patent: August 15, 2023Assignees: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Daiguo Xu, Hequan Jiang, Xueliang Xu, Jian'an Wang, Guangbing Chen, Dongbing Fu, Yuxin Wang, Xiaoquan Yu, Shiliu Xu, Tao Liu
-
Patent number: 11728798Abstract: Methods, apparatus, systems, and articles of manufacture are disclosed for cross-conduction detection. An example apparatus includes a cross detector circuit including a first transistor and a second transistor, the first transistor coupled to a load, a third transistor coupled to a first controlled delay circuit and the first transistor, a fourth transistor coupled to a second controlled delay circuit and to the third transistor at a phase node, and a control circuit coupled to the first controlled delay circuit, the second controlled delay circuit, and the load.Type: GrantFiled: December 18, 2019Date of Patent: August 15, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Gaetano Maria Walter Petrina, Michael Lueders, Nicola Rasera
-
Patent number: 11715502Abstract: Charge pumps of integrated circuit devices might include an input configured to receive an internally-generated first voltage level, an output, and a plurality of stages between its input and output. A particular stage might include a voltage isolation device, a voltage driver, and a capacitance having a first electrode connected to an output of the voltage driver and a second electrode connected to the voltage isolation device. The voltage driver might be responsive to a clock signal and to a voltage level of the output of the voltage driver to selectively connect the output of the voltage driver to either a first voltage node configured to receive the first voltage level, a second voltage node configured to receive a second voltage level lower than the first voltage level, or a third voltage node configured to receive a third voltage level lower than the second voltage level.Type: GrantFiled: January 28, 2020Date of Patent: August 1, 2023Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Marco-Domenico Tiburzi, Stefano Perugini