Patents Examined by Thanhha S. Pham
-
Patent number: 11631612Abstract: In a method of manufacturing a semiconductor device, a source/drain structure is formed over a substrate, a first interlayer dielectric (ILD) layer including one or more dielectric layers is formed over the source/drain structure, a first opening is formed in the first ILD layer to at least partially expose the source/drain structure, a sacrificial layer is formed on an inner wall of the first opening, a first insulating layer is formed on the sacrificial layer, a conductive layer is formed on the first insulating layer so as to form a source/drain contact in contact with the source/drain structure, the sacrificial layer is removed to form a space between the first insulating layer and the first ILD layer, and a second insulating layer is formed over the source/drain contact and the first ILD layer to cap an upper opening of the space, thereby forming an air gap.Type: GrantFiled: March 10, 2021Date of Patent: April 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi-Hua Cheng, Ya-Wen Chiu, Yi Che Chan, Lun-Kuang Tan
-
Patent number: 11621265Abstract: The present application discloses a method for fabricating a semiconductor device with a self-aligned landing pad. The method includes: providing a substrate; forming a dielectric layer with a plug over the substrate; performing an etching process to remove a portion of the dielectric layer to expose a protruding portion of the plug; forming a liner layer covering the dielectric layer and the protruding portion; and performing a thermal process to form a landing pad over the dielectric layer. The landing pad comprises a protruding portion of the plug, a first silicide layer disposed over the protruding portion, and a second silicide layer disposed on a sidewall of the protruding portion.Type: GrantFiled: July 20, 2021Date of Patent: April 4, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Te-Yin Chen
-
Patent number: 11616176Abstract: An optoelectronic component is disclosed. In an embodiment an optoelectronic component includes a housing body, an optical element and a rabbet comprising a shoulder and a cheek, wherein the rabbet is located on an upper side of the housing body, wherein the optical element is located in the rabbet such that a brim of the optical element rests on the shoulder of the rabbet, wherein the upper side of the housing body comprises a rectangular shape, and wherein the shoulder of the rabbet is located only at corners of the rabbet.Type: GrantFiled: April 10, 2018Date of Patent: March 28, 2023Assignee: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Mohd Fauzi Zainordin, Khairul Mohd Arshad, Sok Gek Beh, Jun Jun Lim
-
Patent number: 11610913Abstract: A semiconductor device includes a stacked structure including a first region in which conductive layers and the insulating layers are stacked alternately with each other, and a second region in which sacrificial layers and the insulating layers are stacked alternately with each other, a first slit structure located at a boundary between the first region and the second region and including a first through portion passing through the stacked structure and first protrusions extending from a sidewall of the first through portion, a second slit structure located at the boundary and including a second through portion passing through the stacked structure and second protrusions extending from a sidewall of the second through portion and coupled to the first protrusions, a circuit located under the stacked structure, and a contact plug passing through the second region of the stacked structure and electrically connected to the circuit.Type: GrantFiled: October 2, 2020Date of Patent: March 21, 2023Assignee: SK hynix Inc.Inventors: Yoo Hyun Noh, Da Yung Byun
-
Patent number: 11610976Abstract: A semiconductor device includes a transistor having a drift region of a first conductivity type in a semiconductor substrate having a first main surface, a body region of a second conductivity type between the drift region and first main surface, and trenches in the first main surface which pattern the substrate into mesas. The trenches include an active trench and first and second source trenches. A source region of the first conductivity type is in a first mesa arranged adjacent to the active trench. A second mesa between the first and second source trenches is in contact with at least one source trench. A barrier region of the first conductivity type at a higher doping concentration than the drift region is arranged between the body and drift regions in the second mesa. A vertical size of the barrier region is at least twice a width of the second mesa.Type: GrantFiled: January 8, 2021Date of Patent: March 21, 2023Assignee: Infineon Technologies Austria AGInventors: Caspar Leendertz, Markus Beninger-Bina, Matteo Dainese, Alice Pei-Shan Leendertz, Christian Philipp Sandow
-
Patent number: 11610855Abstract: The present disclosure provides a chip packaging method and a package structure. The chip packaging method comprises: forming a wafer conductive layer on a wafer active surface of a wafer; forming a protective layer having certain material properties on the wafer conductive layer, the protective layer encapsulating the wafer conductive layer and exposing a front surface of the wafer conductive layer; separating (such as cutting) the wafer formed with the wafer conductive layer and the protective layer to form a die; attaching (such as adhering) the die onto a carrier; forming a molding layer having certain material properties on a die back surface of the die on the carrier; removing (such as stripping off) the carrier; forming a panel-level conductive layer electrically connected with the wafer conductive layer; and forming a dielectric layer.Type: GrantFiled: March 2, 2020Date of Patent: March 21, 2023Assignee: PEP INNOVATION PTE. LTD.Inventor: Jimmy Chew
-
Patent number: 11605703Abstract: The present application discloses a semiconductor device with capacitors having a shared electrode and a method for fabricating the semiconductor device. The semiconductor device includes a substrate, a first capacitor unit, a second capacitor unit, and a connection structure. The first capacitor unit includes a bottom conductive structure inwardly positioned in the substrate, and a shared conductive layer positioned above the bottom conductive structure with a first insulating layer interposed therebetween. The second capacitor unit includes the shared conductive layer, a top conductive layer positioned above the shared conductive layer with a second insulating layer interposed therebetween. The connection structure electrically connects the bottom conductive structure and the top conductive layer such that the first capacitor unit and the second capacitor unit are in parallel.Type: GrantFiled: December 11, 2020Date of Patent: March 14, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chih-Wei Huang
-
Patent number: 11605800Abstract: A display device includes a base substrate, an organic layer on the base substrate and including a pattern region having an uneven pattern formed thereon, and a non-pattern region having a substantially flat surface, a light-emitting element on the organic layer, and a color conversion pattern on the light-emitting element and overlapping the pattern region and the non-pattern region.Type: GrantFiled: September 15, 2020Date of Patent: March 14, 2023Assignee: Samsung Display Co., Ltd.Inventors: Jung Ho Choi, June Woo Lee
-
Patent number: 11600714Abstract: A method of manufacturing a semiconductor device includes forming a stacked structure, forming an opening in the stacked structure, forming a preliminary channel layer in the opening, forming a channel layer by performing heat treatment on the preliminary channel layer, etching an inner surface of the channel layer, and performing ozone (O3) treatment on an etched inner surface of the channel layer.Type: GrantFiled: April 13, 2021Date of Patent: March 7, 2023Assignee: SK hynix Inc.Inventor: Jin Ha Kim
-
Patent number: 11587828Abstract: The present disclosure relates to a semiconductor device and a method for forming a semiconductor device with a graphene conductive structure. The semiconductor device includes a first gate structure disposed over a semiconductor substrate, and a first source/drain region disposed in the semiconductor substrate and adjacent to the first gate structure. The semiconductor device also includes a first silicide layer disposed in the semiconductor substrate and over the first source/drain region, and a graphene conductive structure disposed over the first silicide layer. The semiconductor device further includes a first dielectric layer covering the first gate structure, and a second dielectric layer disposed over the first dielectric layer. The graphene conductive structure is surrounded by the first dielectric layer and the second dielectric layer.Type: GrantFiled: August 11, 2020Date of Patent: February 21, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Ching-Cheng Chuang
-
Patent number: 11587823Abstract: A method of forming a three-dimensional (3D) memory device includes: forming a layer stack over a substrate, the layer stack including alternating layers of a first dielectric material and a second dielectric material; forming trenches extending through the layer stack; replacing the second dielectric material with an electrically conductive material to form word lines (WLs); lining sidewalls and bottoms of the trenches with a ferroelectric material; filling the trenches with a third dielectric material; forming bit lines (BLs) and source lines (SLs) extending vertically through the third dielectric material; removing portions of the third dielectric material to form openings in the third dielectric material between the BLs and the SLs; forming a channel material along sidewalls of the openings; and filling the openings with a fourth dielectric material.Type: GrantFiled: November 18, 2020Date of Patent: February 21, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Han-Jong Chia, Meng-Han Lin, Sheng-Chen Wang, Feng-Cheng Yang, Chung-Te Lin
-
Patent number: 11587985Abstract: The present invention provides an organic light emitting diode (OLED) display panel. At least one light transmissive region used for placing photosensitive elements thereon is defined in a display region of the OLED display panel. Special-shaped sub-pixels are arranged at a periphery of each of the at least one light transmissive region. Each special-shaped sub-pixel comprises at least one recess, and the at least one recess is at one side of the special-shaped sub-pixel facing a corresponding one of the at least one light transmissive region. An edge of each of the at least one recess conforms in shape to an edge of a corresponding one of the at least one light transmissive region.Type: GrantFiled: March 7, 2019Date of Patent: February 21, 2023Assignee: Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd.Inventors: Yang Zhou, Yong Zhao, Mugyeom Kim
-
Patent number: 11575046Abstract: A method for forming a multi-gate semiconductor device includes forming a fin structure including alternating stacked first semiconductor layers and second semiconductor layers over a substrate, forming a dummy gate structure across the fin structure, forming a first spacer alongside the dummy gate structure, removing a first portion of the first spacer to expose the dummy gate structure, forming a second spacer between a second portion of first spacer and the dummy gate structure after removing the first portion of the first spacer, removing the dummy gate structure to expose a sidewall of the second spacer, removing the first semiconductor layers of the fin structure to form a plurality of nanostructures from the second semiconductor layers of the fin structure, and forming a gate conductive structure to wrap around the plurality of nanostructures. The gate conductive structure is in contact with the sidewall of the second spacer.Type: GrantFiled: September 3, 2020Date of Patent: February 7, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: I-Sheng Chen, Tzu-Chiang Chen, Cheng-Hsien Wu, Ling-Yen Yeh, Carlos H. Diaz
-
Patent number: 11562932Abstract: A method for manufacturing a semiconductor device includes providing a substrate including a first device region and a second device region spaced apart from each other, forming a first oxide layer on the first device region and the second device region, forming a second oxide layer below the first oxide layer, forming a mask layer on the first oxide layer on the first device region while exposing the first oxide layer on the second device region, removing the first and second oxide layers on the second device region using the mask layer as a mask, removing the mask layer, and forming a gate oxide layer on the second device region. The thus formed gate oxide layer structure has improved quality and reliability.Type: GrantFiled: March 20, 2018Date of Patent: January 24, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Guobin Yu, Xiaoping Xu
-
Patent number: 11557605Abstract: According to an embodiment, a semiconductor memory device includes a substrate, a stacked body, a plurality of first members, and at least one first insulating member. The stacked body is provided on the substrate and includes a plurality of electrode layers. The electrode layers are stacked apart from each other in a first direction and extend in a second direction parallel to an upper surface of the substrate. The first members are provided in the stacked body and extend in the first direction and the second direction. The first insulating member is provided in the stacked body and extends in the first direction and a third direction so that the electrode layers are divided into a plurality of regions in the second direction, the third direction intersecting with the second direction and being parallel to the upper surface of the substrate.Type: GrantFiled: December 11, 2020Date of Patent: January 17, 2023Assignee: Kioxia CorporationInventors: Go Oike, Hanae Ishihara
-
Patent number: 11557514Abstract: Semiconductor device and fabrication method are provided. The method for forming the semiconductor device includes providing a substrate; forming a dielectric layer on the substrate; forming a through hole in the dielectric layer, the through hole exposing a portion of a top surface of the substrate; performing a surface treatment process on the dielectric layer of sidewalls of the through hole; and filling a metal layer in the through hole.Type: GrantFiled: August 12, 2020Date of Patent: January 17, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Tiantian Zhang, Jingjing Tan
-
Patent number: 11552179Abstract: A semiconductor device includes a peripheral circuit region comprising a first substrate, circuit elements on the first substrate, a first insulating layer covering the circuit elements, and a contact plug passing through the first insulating layer and disposed to be connected to the first substrate; and a memory cell region comprising a second substrate, gate electrodes on the second substrate and stacked in a vertical direction, and channel structures passing through the gate electrodes, wherein the contact plug comprises a metal silicide layer disposed to contact the first substrate and having a first thickness, a first metal nitride layer on the metal silicide layer to contact the metal silicide layer and having a second thickness, greater than the first thickness, a second metal nitride layer on the first metal nitride layer, and a conductive layer on the second metal nitride layer.Type: GrantFiled: June 5, 2020Date of Patent: January 10, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyunsu Kim, Seonghun Park, Sunjung Lee, Hun Kim, Namgil You
-
Patent number: 11545599Abstract: A light emitting diode package includes: a housing; a light emitting diode chip arranged in the housing; a wavelength conversion unit arranged on the light emitting diode chip; a first fluorescent substance distributed inside the wavelength conversion unit and emitting light having a peak wavelength in the cyan wavelength band; and a second fluorescent substance distributed inside the wavelength conversion unit and emitting light having a peak wavelength in the red wavelength band, wherein the peak wavelength of light emitted from the light emitting diode chip is located within a range of 415 nm to 430 nm.Type: GrantFiled: October 15, 2020Date of Patent: January 3, 2023Assignee: Seoul Semiconductor Co., Ltd.Inventors: Myung Jin Kim, Kwang Yong Oh, Ki Bum Nam, Ji Youn Oh, Sang Shin Park, Michael Lim
-
Patent number: 11532475Abstract: A method includes placing a semiconductor substrate in a deposition chamber, wherein the semiconductor substrate includes a trench, and performing an atomic layer deposition (ALD) process to deposit a dielectric material within the trench, including flowing a first precursor of the dielectric material into the deposition chamber as a gas phase; flowing a second precursor of the dielectric material into the deposition chamber as a gas phase; and controlling the pressure and temperature within the deposition chamber such that the second precursor condenses on surfaces within the trench as a liquid phase of the second precursor, wherein the liquid phase of the second precursor has capillarity.Type: GrantFiled: July 30, 2020Date of Patent: December 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chung-Ting Ko, Chi On Chui
-
Patent number: 11532631Abstract: A semiconductor device and method for fabricating the semiconductor device, which secure an overlay margin between the storage node and the storage node contact plug, as well as a processing margin, by excluding the connecting structure between the storage node and the storage node contact plug. A semiconductor device comprises a storage node contact hole provided between bit line structures, a first plug filling a lower portion of the storage node contact hole, a second plug protruding from the first plug, an insulation layer spacer covering a side wall of the second plug, and a storage node positioned at a higher level than the second plug and including an extension contacting another side wall of the second plug and a portion of a top surface of the first plug.Type: GrantFiled: January 19, 2021Date of Patent: December 20, 2022Assignee: SK hynix Inc.Inventor: Se Han Kwon