Patents Examined by Timor Karimy
-
Patent number: 11705689Abstract: A plurality of dies includes a gallium and nitrogen containing substrate having a surface region and an epitaxial material formed overlying the surface region. The epitaxial material includes an n-type cladding region, an active region having at least one active layer overlying the n-type cladding region, and a p-type cladding region overlying the active region. The epitaxial material is patterned to form the plurality of dies on the surface region, the dies corresponding to a laser device. Each of the plurality of dies includes a release region composed of a material with a smaller bandgap than an adjacent epitaxial material. A lateral width of the release region is narrower than a lateral width of immediately adjacent layers above and below the release region to form undercut regions bounding each side of the release region. Each die also includes a passivation region extending along sidewalls of the active region.Type: GrantFiled: July 16, 2021Date of Patent: July 18, 2023Assignee: KYOCERA SLD Laser, Inc.Inventors: Alexander Sztein, Melvin McLaurin, Po Shan Hsu, James W. Raring
-
Patent number: 11705433Abstract: A semiconductor device includes a first semiconductor chip, an adhesive layer that is formed on the first semiconductor chip, and a second semiconductor chip that is arranged on the first semiconductor chip via the adhesive layer. The first semiconductor chip has a first semiconductor substrate and a first wiring layer. The first wiring layer has a first inductor and a first electrode pad. The first wiring layer is formed on the first semiconductor substrate. The second semiconductor chip has a second wiring layer and a second semiconductor substrate. The second wiring layer is formed on the first wiring layer via the adhesive layer. The second semiconductor substrate is formed on the second wiring layer, and has a first opening. In a plan view, the first electrode pad is formed so as not to overlap with the second semiconductor chip, and a second electrode pad overlaps with the first opening.Type: GrantFiled: July 20, 2021Date of Patent: July 18, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yasutaka Nakashiba
-
Patent number: 11699662Abstract: In accordance with the disclosure, one or both semiconductor dies in a face-to-face arrangement may include a probe pad layer formed on a face of the die to allow the die to be individually tested prior to assembly of the dies. Thus, faulty dies may be discarded individually so they are not included in a composite semiconductor device, thereby increasing device yields. The probe pad layer also allows dies to be matched so that a composite semiconductor device achieves desired performance, which may further increase device yields. In some embodiments, the probe pads of the probe pad layer formed on the face of the die may be used to individually test the die, and may remain inactive, or inert, during operation of the composite semiconductor device.Type: GrantFiled: January 23, 2020Date of Patent: July 11, 2023Assignee: NVIDIA CorporationInventors: Joseph Greco, Joseph Minacapelli
-
Patent number: 11694906Abstract: In one example, a semiconductor device can comprise a unit substrate comprising a unit conductive structure and a unit dielectric structure, and an electronic component coupled to the unit conductive structure. The unit substrate can comprise a portion of a singulated subpanel substrate of a panel substrate. Other examples and related methods are also disclosed herein.Type: GrantFiled: January 22, 2020Date of Patent: July 4, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jae Yoon Kim, Ji Hun Lee, Suresh Jayaraman, David Hiner, Won Chul Do, Jin Young Khim, Ju Hong Shin, Kye Ryung Kim
-
Patent number: 11690172Abstract: Embodiments of the invention include LED lighting systems and methods. For example, in some embodiments, an LED lighting system is included. The LED lighting system can include a flexible layered circuit structure that can include a top thermally conductive layer, a middle electrically insulating layer, a bottom thermally conductive layer, and a plurality of light emitting diodes mounted on the top layer. The LED lighting system can further include a housing substrate and a mounting structure. The mounting structure can be configured to suspend the layered circuit structure above the housing substrate with an air gap disposed in between the bottom thermally conductive layer of the flexible layered circuit structure and the housing substrate. The distance between the layered circuit structure and the support layer can be at least about 0.5 mm. Other embodiments are also included herein.Type: GrantFiled: February 25, 2022Date of Patent: June 27, 2023Assignee: Metrospec Technology, L.L.C.Inventors: Henry V. Holec, Wm. Todd Crandell
-
Patent number: 11682647Abstract: A semiconductor package including a plurality of semiconductor devices, an insulating layer, and a redistribution layer is provided. The insulating layer is disposed over the semiconductor device. The redistribution layer is disposed over the insulating layer and electrically connected to the semiconductor device. The redistribution layer includes a conductive line portion. The semiconductor package has a stitching zone, and the insulating layer has a ridge structure on a surface away from the semiconductor device and positioned within the stitching zone.Type: GrantFiled: April 1, 2020Date of Patent: June 20, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Han Wang, Hung-Jui Kuo, Shih-Peng Tai, Yu-Hsiang Hu, I-Chia Chen
-
Patent number: 11682672Abstract: A semiconductor device includes a substrate, a semiconductor fin, a gate structure, a source structure, a drain structure, a source contact, and a drain contact. The semiconductor fin extends upwardly from the substrate. The gate structure extends across the semiconductor fin. The source structure is on the semiconductor fin. The drain structure is on the semiconductor fin, in which the source and drain structures are respectively on opposite sides of the gate structure in a plan view. The source contact lands on the source structure and forms a rectangular pattern in the plan view. The drain contact lands on the drain structure and forms a circular pattern in the plan view, in which the rectangular pattern of the source contact has a length greater than a longest dimension of the circular pattern of the drain contact.Type: GrantFiled: March 12, 2021Date of Patent: June 20, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon-Jhy Liaw
-
Patent number: 11664351Abstract: A semiconductor package includes: semiconductor chips being offset-stacked to expose edge regions adjacent to first side surfaces; chip pads disposed in each of the edge regions of the semiconductor chips, the chip pads including a plurality of first chip pads arranged in a first column and a plurality of second chip pads arranged in a second column; a horizontal common interconnector having one end connected to the second chip pad of a semiconductor chip of the semiconductor chips, and another end connected to the first chip pad of another semiconductor chip; and a vertical common interconnector having one end connected to the second chip pad of the uppermost semiconductor chip, which is electrically connected to the first chip pad of the uppermost semiconductor chip connected to the horizontal common interconnector.Type: GrantFiled: January 25, 2021Date of Patent: May 30, 2023Assignee: SK hynix Inc.Inventors: Eun Hye Do, Jong Hoon Kim
-
Patent number: 11658456Abstract: A multi-emitter laser diode device includes a carrier chip singulated from a carrier wafer. The carrier chip has a length and a width, and the width defines a first pitch. The device also includes a plurality of epitaxial mesa dice regions transferred to the carrier chip from a substrate and attached to the carrier chip at a bond region. Each of the epitaxial mesa dice regions is arranged on the carrier chip in a substantially parallel configuration and positioned at a second pitch defining the distance between adjacent epitaxial mesa dice regions. Each of the plurality of epitaxial mesa dice regions includes epitaxial material, which includes an n-type cladding region, an active region having at least one active layer region, and a p-type cladding region. The device also includes one or more laser diode stripe regions, each of which has a pair of facets forming a cavity region.Type: GrantFiled: May 12, 2021Date of Patent: May 23, 2023Assignee: KYOCERA SLD Laser, Inc.Inventors: Dan Steigerwald, Melvin McLaurin, Eric Goutain, Alexander Sztein, Po Shan Hsu, Paul Rudy, James W. Raring
-
Patent number: 11641002Abstract: A device includes a substrate and an optoelectronic chip buried in the substrate. The substrate may include an opening above a first optical transduction region of the first optoelectronic chip and above a second optical transduction region of a second optoelectronic chip.Type: GrantFiled: March 11, 2021Date of Patent: May 2, 2023Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Alexandre Coullomb, Romain Coffy, Jean-Michel Riviere
-
Patent number: 11637096Abstract: A hybrid silicon carbide (SiC) device includes a first device structure having a first substrate comprising SiC of a first conductivity type and a first SiC layer of the first conductivity type, where the first SiC layer is formed on a face of the first substrate. The first device structure also includes a second SiC layer of a second conductivity type that is formed on a face of the first SiC layer and a first contact region of the first conductivity type, where the first contact region traverses the second SiC layer and contacts the first SiC. The device also includes a second device structure that is bonded to the first device structure. The second device structure includes a switching device formed on a second substrate and a second contact region that traverses a first terminal region of the switching device and contacts the first contact region.Type: GrantFiled: June 10, 2022Date of Patent: April 25, 2023Assignee: Analog Devices, Inc.Inventors: James G. Fiorenza, Puneet Srivastava, Daniel Piedra
-
Patent number: 11615965Abstract: A method includes depositing a mask layer over a semiconductor substrate, etching the mask layer to form a patterned mask, wherein a sidewall of the patterned mask includes a first sidewall region, a second sidewall region, and a third sidewall region, wherein the first sidewall region is farther from the semiconductor substrate than the second sidewall region and the second sidewall region is farther from the semiconductor substrate than the third sidewall region, wherein the second sidewall region protrudes laterally from the first sidewall region and from the third sidewall region, etching the semiconductor substrate using the patterned mask to form fins, forming a gate stack over the fins, and forming source and drain regions in the fin adjacent the gate stack.Type: GrantFiled: September 4, 2020Date of Patent: March 28, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Chih-Yu Wang
-
Patent number: 11616001Abstract: A semiconductor chip includes semiconductor dice contained in a packaging apparatus including a cover and a plate, thereby forming a vapor chamber. The semiconductor dice and intermediate layers are alternately stacked. A capillary mechanism is provided on a horizontal internal face of the cover. Nets are provided on vertical internal faces of the cover, around the capillary mechanism. Each of the intermediate layers includes protuberances in contact with the nets. A channel is defined between any adjacent two of the protuberances. The channels travel past the intermediate layers. Coolant filled in the vapor chamber is turned into vapor after absorbing heat. The vapor ascends to the cover via the channels. The coolant is returned into liquid after transferring heat to the cover. The liquid descends to the plate. Thus, the coolant is circulated in the vapor chamber. Each of the intermediate layers includes a capillary structure to facilitate the circulation of the coolant.Type: GrantFiled: September 22, 2021Date of Patent: March 28, 2023Assignee: Innostar Service, Inc.Inventor: Chih-Meng Wu
-
Patent number: 11610828Abstract: A method of manufacture for a semiconductor package includes; forming a molding member on side surfaces of the semiconductor chips, using an adhesive to attach a carrier substrate to upper surfaces of the molding member and the semiconductor chips, using a first blade having a first blade-width to cut away selected portions of the carrier substrate and portions of the adhesive underlying the selected portions of the carrier substrate, and using the first blade to partially cut into an upper surface of the molding member to form a first cutting groove, wherein the selected portions of the carrier substrate are dispose above portions of the molding member between adjacent ones of semiconductor chips, using a second blade having a second blade-width narrower than the first blade-width to cut through a lower surface of the molding member to form a second cutting groove, wherein a combination of the first cutting groove and the second cutting groove separate a package structure including a semiconductor chip suppoType: GrantFiled: February 17, 2021Date of Patent: March 21, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jinwoo Park, Jongho Lee, Yeongkwon Ko
-
Patent number: 11605762Abstract: A light emitting device including a plurality light emitting diodes configured to produce a primary light; a wavelength conversion means configured to at least partially convert the primary light into secondary light having peak emission wavelength ranges between 450 nm and 520 nm, between 500 nm and 570 nm, and between 570 nm and 680 nm; and a molded part to enclose the light emitting diodes and the wavelength conversion means.Type: GrantFiled: February 1, 2021Date of Patent: March 14, 2023Assignee: Seoul Semiconductor Co., Ltd.Inventors: Chung-Hoon Lee, Gundula Roth, Walter Tews
-
Patent number: 11605615Abstract: A semiconductor package includes: a substrate including a first bonding pad and a first conductive pattern positioned at the same level and in contact with the first bonding pad; a lower semiconductor chip and an upper semiconductor chip stacked over the substrate, the lower and upper semiconductor chips respectively including a first lower chip pad and a first upper chip pad; a first lower bonding wire with first and second ends respectively connected to the first bonding pad and the first lower chip pad; and a first upper bonding wire with a first end connected to the first bonding pad and a second end connected to the first upper chip pad, the first end of the first upper bonding wire is located farther from the lower and upper semiconductor chips and closer to the first conductive pattern than the first end of the first lower bonding wire.Type: GrantFiled: August 10, 2021Date of Patent: March 14, 2023Assignee: SK hynix Inc.Inventors: Byung Jun Bang, Ju Il Eom
-
Patent number: 11600600Abstract: A semiconductor package includes: a first semiconductor chip stack including a plurality of first semiconductor chips which are stacked in a vertical direction; a bridge die stack disposed to be spaced apart from the first semiconductor chip stack in a horizontal direction and including a plurality of bridge dies which are stacked in the vertical direction, wherein the bridge dies include through electrodes, respectively, and the through electrodes aligned in the vertical direction are connected to each other through a connection electrode between the bridge dies; a redistribution layer disposed over the first semiconductor chip stack and the bridge die stack; a second semiconductor chip disposed over the redistribution layer and configured to receive a voltage through the through electrodes aligned in the vertical direction, the connection electrode, and the redistribution layer; and a voltage regulator configured to adjust the voltage.Type: GrantFiled: May 5, 2021Date of Patent: March 7, 2023Assignee: SK hynix Inc.Inventor: Bok Kyu Choi
-
Patent number: 11594461Abstract: Embodiments of three-dimensional (3D) memory devices have a hydrogen blocking layer and fabrication methods thereof are disclosed. In an example, a method for form a 3D memory device is disclosed. An array of NAND memory strings each extending vertically above a first substrate are formed. A plurality of logic process-compatible devices are formed on a second substrate. The first substrate and the second substrate are bonded in a face-to-face manner. The logic process-compatible devices are above the array of NAND memory strings after the bonding. The second substrate is thinned to form a semiconductor layer above and in contact with the logic process-compatible devices.Type: GrantFiled: February 4, 2021Date of Patent: February 28, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Jun Liu
-
Patent number: 11581260Abstract: A package structure includes a first chip, a first redistribution layer, a second chip, a second redistribution layer, a third redistribution layer, a carrier, and a first molding compound layer. The first redistribution layer is arranged on a surface of the first chip. The second redistribution layer is arranged on a surface of the second chip. The third redistribution layer interconnects the first redistribution layer and the second redistribution layer. The carrier is arranged on a side of the third redistribution layer away from the first redistribution layer and the second redistribution layer. The first molding compound layer covers the first chip, the first redistribution layer, the second chip, and the second redistribution layer. A manufacturing method is also disclosed.Type: GrantFiled: November 13, 2020Date of Patent: February 14, 2023Assignee: Kore Semiconductor Co., Ltd.Inventors: Chi-Ting Huang, Ching-Yu Ni, Hsiang-Hua Lu, Ying-Chieh Pan
-
Patent number: 11569203Abstract: Systems and methods for multi-height interconnect structures for a semiconductor device are provided herein. The multi-height interconnect structure generally includes a primary level semiconductor die having a primary conductive pillar and a secondary conductive pillar, where the primary conductive pillar has a greater height than the secondary conductive pillar. The semiconductor device may further include a substrate electrically coupled to the primary level semiconductor die through the primary conductive pillar and a secondary level semiconductor die electrically coupled to the primary level semiconductor die through the secondary conductive pillar. The multi-height pillars may be formed using a single photoresist mask or multiple photoresist masks. In some configurations, the primary and secondary conductive pillars may be arranged on only the front-side of the dies and/or substrate.Type: GrantFiled: February 4, 2020Date of Patent: January 31, 2023Assignee: Micron Technology, Inc.Inventor: Kyle K. Kirby