Patents by Inventor Chien-Cheng Lin
Chien-Cheng Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9690489Abstract: A method for improving access performance of a non-volatile storage device when programming data of a size smaller than a fixed minimum program number (FMPN) is disclosed. The method includes the steps of: predetermining a size of a blank data section for combining with a first data section and a second data section, the total size of the first data section, the second data section and the blank data section equals the FMPN; reading out data located at the second data section; updating a new data to the first data section; combining the new data with the data at the second data section; and incorporating the combined data with the blank data of the blank data section to become a final data, and programming the final data.Type: GrantFiled: March 8, 2014Date of Patent: June 27, 2017Assignee: Storart Technology Co. Ltd.Inventors: Chih-Nan Yen, Chien-Cheng Lin, Szu-I Yeh
-
Patent number: 9684568Abstract: A data storage device and a flash memory control method with high erasing efficiency are disclosed. A microcontroller is configured to maintain a plurality of logical-to-physical address mapping tables and a link table on a flash memory to record mapping information between a host and the flash memory. The link table indicates positions of the plurality of logical-to-physical address mapping tables, and each entry in the link table corresponds to one logical-to-physical address mapping table. When erasing user data of logical addresses corresponding to N logical-to-physical address mapping tables, the microcontroller is configured to invalidate N entries corresponding to the N logical-to-physical address mapping tables in the link table, where N is an integer.Type: GrantFiled: November 6, 2014Date of Patent: June 20, 2017Assignee: SILICON MOTION, INC.Inventors: Chien-Cheng Lin, Chia-Chi Liang, Chang-Chieh Huang, Jie-Hao Lee
-
Publication number: 20170160942Abstract: A data storage device with flash memory and a flash memory control method are disclosed, in which the flash memory includes multi-level cells (MU:s) and single-level cells (SLCs). A microcontroller is configured to use the random access memory to cache data issued from the host before writing the data into the flash memory. The microcontroller is further configured to allocate the blocks of the flash memory to provide a first run-time write block containing multi-level cells and a second run-time write block containing single-level cells. Under control of the microcontroller, each physical page of data uploaded from the random access mernoiy to the first run-time write block contains sequential data, and random data cached in the random access memory to form one physical page is written into the second run-time write block.Type: ApplicationFiled: February 21, 2017Publication date: June 8, 2017Inventors: Chien-Cheng LIN, Chia-Chi LIANG, Chang-Chieh HUANG, Jie-Hao LEE
-
Patent number: 9645895Abstract: A data storage device with flash memory and a flash memory control method are disclosed, in which the flash memory includes multi-level cells (MLCs) and single-level cells (SLCs). A microcontroller is configured to establish a first physical-to-logical address mapping table (F2H table) in a random access memory (RAM) for a first run-time write block containing MLCs. The microcontroller is further configured to establish a second F2H table in the RAM for a second run-time write block containing SLCs. When data that was previously stored in the first run-time write block with un-uploaded mapping information in the first F2H table is updated into the second run-time write block, the microcontroller is configured to update a logical-to-physical address mapping table (H2F table) in accordance with the first F2H table. The H2F table is provided within the flash memory.Type: GrantFiled: November 6, 2014Date of Patent: May 9, 2017Assignee: SILICON MOTION, INC.Inventors: Chien-Cheng Lin, Chia-Chi Liang, Chang-Chieh Huang, Jie-Hao Lee
-
Patent number: 9645896Abstract: A data storage device with flash memory and a flash memory control method are disclosed, in which the flash memory includes multi-level cells (MLCs) and single-level cells (SLCs). A microcontroller is configured to use the random access memory to cache data issued from the host before writing the data into the flash memory. The microcontroller is further configured to allocate the blocks of the flash memory to provide a first run-time write block containing multi-level cells and a second run-time write block containing single-level cells. Under control of the microcontroller, each physical page of data uploaded from the random access memory to the first run-time write block contains sequential data, and random data cached in the random access memory to form one physical page is written into the second run-time write block.Type: GrantFiled: November 6, 2014Date of Patent: May 9, 2017Assignee: SILICON MOTION, INC.Inventors: Chien-Cheng Lin, Chia-Chi Liang, Chang-Chieh Huang, Jie-Hao Lee
-
Patent number: 9645894Abstract: A data storage device and a flash memory control method with a power recovery design. A microcontroller is configured to allocate a flash memory to provide a first block from the blocks to work as a run-time write block for reception of write data. During a power recovery process due to an unexpected power-off event that interrupted write operations on the first block, the microcontroller is configured to allocate the flash memory to provide a second block from the blocks for complete data recovery of the first block and to replace the first block as the run-time write block.Type: GrantFiled: November 6, 2014Date of Patent: May 9, 2017Assignee: SILICON MOTION, INC.Inventors: Chien-Cheng Lin, Chia-Chi Liang, Chang-Chieh Huang, Jie-Hao Lee
-
Publication number: 20170126205Abstract: A frequency tunable filter and an associated apparatus are provided, where the frequency tunable filter may include a plurality of ports including an input port and an output port, and may further include an inductor-capacitor (LC) resonator, a switching unit that is coupled between the LC resonator and a ground terminal of the frequency tunable filter, and a resonance adjustment unit that is coupled between the LC resonator and the ground terminal. For example, the LC resonator may include a first terminal coupled to each of the input port and the output port, and may further include a second terminal, the switching unit may selectively provide a conduction path between the second terminal of the LC resonator and the ground terminal, and the resonance adjustment unit may selectively change a resonance characteristic of the LC resonator.Type: ApplicationFiled: August 22, 2016Publication date: May 4, 2017Inventors: Chien-Cheng Lin, Jui-Chih Kao
-
Publication number: 20170115933Abstract: The present invention provides a data storage device including a flash memory and a controller. The controller equally distributes the TLC-data blocks into three regions. In a first stage, the controller determines a first TLC-data block corresponding to the logic address of a prewrite data sector, defines the region that contains the first TLC-data block as a first region, and determines whether the first TLC-data block has valid data. When the first TLC-data block does not have valid data, the controller selects a second TLC-data block and a third TLC-data block from the regions other than the first region for writing the prewrite data sector, into the first TLC-data block, the second TLC-data block and the third TLC-data block by a SLC storage mode.Type: ApplicationFiled: October 3, 2016Publication date: April 27, 2017Inventors: Chien-Cheng LIN, Jie-Hao LEE
-
Publication number: 20170117870Abstract: A matching network circuit and an associated apparatus are provided. The matching network circuit includes a matching unit coupled between a common path port and a first path port of the matching network circuit, and an impedance unit coupled between the common path port and a second path port of the matching network circuit. The common path port is utilized for connecting the matching network circuit to a common path, the first path port is utilized for connecting the matching network circuit to a first device on a first path, and the second path port is utilized for connecting the matching network circuit to a second device on a second path. The matching unit is arranged for performing impedance matching between the common path port and the first path port, and the impedance unit is arranged for performing impedance matching between the common path port and the second path port.Type: ApplicationFiled: July 3, 2016Publication date: April 27, 2017Inventor: Chien-Cheng Lin
-
Patent number: 9632880Abstract: A data storage device with flash memory and a flash memory control method are disclosed, which upload the physical-to-logical address mapping information of one block to the flash memory section by section. A microcontroller is configured to allocate a flash memory to provide a first run-time write block. Between a first write operation and a second write operation of the first run-time write block, the microcontroller updates a logical-to-physical address mapping table in accordance with just part of a first physical-to-logical address mapping table. The logical-to-physical address mapping table is provided within the flash memory. The first physical-to-logical address mapping table is established in the random access memory to record logical addresses corresponding to physical addresses of one block.Type: GrantFiled: November 6, 2014Date of Patent: April 25, 2017Assignee: SILICON MOTION, INC.Inventors: Chien-Cheng Lin, Chia-Chi Liang, Chang-Chieh Huang, Jie-Hao Lee
-
Patent number: 9606911Abstract: A method for maintaining address mapping for a flash memory module is disclosed including: recording a first set of addresses corresponding to a first set of sequential logical addresses in a first section of a first addressing block; recording a second set of addresses corresponding to a second set of sequential logical addresses in a second section of the first addressing block; recording a third set of addresses corresponding to a third set of sequential logical addresses in a first section of a second addressing block; and recording a fourth set of addresses corresponding to a fourth set of sequential logical addresses in a second section of the second addressing block; wherein the second set of logical addresses is successive to the first set of logical addresses, and the third set of logical addresses is successive to the second set of logical addresses.Type: GrantFiled: July 15, 2013Date of Patent: March 28, 2017Assignee: SILICON MOTION, INC.Inventors: Chi-Lung Wang, Chia-Hsin Chen, Chien-Cheng Lin
-
Patent number: 9542278Abstract: A data storage device and a flash memory control method with high efficiency are disclosed. The random access memory of the data storage device is allocated to provide a collection and update area for logical-to-physical address mapping tables that correspond to logical addresses recorded into the physical-to-logical address mapping table. When recording a logical address corresponding to a new logical-to-physical address mapping table that has not appeared in the collection and update area into the physical-to-logical address mapping table, the microcontroller of the data storage device is configured to collect the new logical-to-physical address mapping table into the collection and update area and perform an update of the new logical-to-physical address mapping table within the collection and update area.Type: GrantFiled: November 6, 2014Date of Patent: January 10, 2017Assignee: SILICON MOTION, INC.Inventors: Chien-Cheng Lin, Chia-Chi Liang, Chang-Chieh Huang, Jie-Hao Lee
-
Patent number: 9529709Abstract: A method for maintaining address mapping for a flash memory module is disclosed including: recording a first set of addresses corresponding to a first set of sequential logical addresses in a first section of a first addressing block; recording a second set of addresses corresponding to a second set of sequential logical addresses in a second section of the first addressing block; recording a third set of addresses corresponding to a third set of sequential logical addresses in a first section of a second addressing block; and recording a fourth set of addresses corresponding to a fourth set of sequential logical addresses in a second section of the second addressing block; wherein the second set of logical addresses is successive to the first set of logical addresses, and the third set of logical addresses is successive to the second set of logical addresses.Type: GrantFiled: May 23, 2011Date of Patent: December 27, 2016Assignee: SILICON MOTION, INC.Inventors: Chi-Lung Wang, Chia-Hsin Chen, Chien-Cheng Lin
-
Publication number: 20160225728Abstract: A semiconductor package and a method of manufacturing the same are provided. The semiconductor package includes: a substrate having a plurality of conductive lands and a plurality of bonding pads surrounding the conductive lands formed on a surface thereof; a plurality of passive devices mounted on the conductive lands; an insulation layer formed on the surface and having a portion of the passive devices embedded therein; a semiconductor chip mounted on a top surface of the insulation layer; a plurality of bonding wires electrically connecting the semiconductor chip and the bonding pads; an encapsulant formed on the surface of the substrate to encapsulate the insulation layer, the bonding wires and the semiconductor chip, wherein a region of the semiconductor chip projected onto the substrate covers a portion of an outermost one of the passive devices. Therefore, the mounting density of the passive devices is improved.Type: ApplicationFiled: April 8, 2016Publication date: August 4, 2016Inventors: Tsung-Hsien Tsai, Heng-Cheng Chu, Chien-Cheng Lin, Chih-Hsien Chiu, Hsin-Lung Chung, Yude Chu
-
Patent number: 9337250Abstract: A semiconductor package and a method of manufacturing the same are provided. The semiconductor package includes: a substrate having a plurality of conductive lands and a plurality of bonding pads surrounding the conductive lands formed on a surface thereof; a plurality of passive devices mounted on the conductive lands; an insulation layer formed on the surface and having a portion of the passive devices embedded therein; a semiconductor chip mounted on a top surface of the insulation layer; a plurality of bonding wires electrically connecting the semiconductor chip and the bonding pads; an encapsulant formed on the surface of the substrate to encapsulate the insulation layer, the bonding wires and the semiconductor chip, wherein a region of the semiconductor chip projected onto the substrate covers a portion of an outermost one of the passive devices. Therefore, the mounting density of the passive devices is improved.Type: GrantFiled: November 22, 2013Date of Patent: May 10, 2016Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Tsung-Hsien Tsai, Heng-Cheng Chu, Chien-Cheng Lin, Chih-Hsien Chiu, Hsin-Lung Chung, Yude Chu
-
Patent number: 9336374Abstract: A module for authenticating a user of a mobile device. The mobile device has an orientation sensor and a touch screen sensor. The module includes: a behavioral biometrics conversion element, used to perform calculation by matching timestamps with a plurality of behavioral data of operations, sensed by the orientation sensor and the touch screen sensor, on the mobile device to acquire a plurality of behavioral biometrics quantities, and convert, by using a statistical method, multiple sets of the behavioral biometrics quantities into a behavioral biometrics pattern in a histogram constructing manner; and an authentication mechanism core element, used to determine whether the behavioral biometrics pattern conforms to a behavioral biometrics model pattern in a histogram manner. The present invention further includes a method and a computer program product for authenticating a user of a smart phone.Type: GrantFiled: October 30, 2014Date of Patent: May 10, 2016Assignee: National Central UniversityInventors: Deron Liang, Chien-Cheng Lin
-
Patent number: 9319616Abstract: An audio/video (A/V) display system comprising a display and a peripheral device connected to the display. The display is capable of displaying a user interface. The peripheral device transmits raw data of the peripheral device to the display. The display enables an option corresponding to the peripheral device in the user interface after receiving the raw data of the peripheral device. Both the display and the peripheral device are controlled by a control device.Type: GrantFiled: March 13, 2013Date of Patent: April 19, 2016Assignee: AmTRAN TECHNOLOGY CO., LTDInventors: Chin-Chiang Chang, Kuang-Cheng Chao, Wei-Wen Mai, Chien-Cheng Lin, Min-I Chen, Wen-Kang Wei
-
Patent number: 9246535Abstract: The present invention discloses a transmit-receive (TR) front end. The TR front end comprises a low-noise amplifier (LNA); a power amplifier (PA); a transformer, coupled to the PA, for increasing a voltage swing and a power transmission of the PA; and a TR switch, coupled to the transformer at a first end and coupled to the LNA at a second end, wherein the second end is capable of being coupled to an antenna; wherein the LNA is single ended and there is no transformer between the LNA and the TR switch.Type: GrantFiled: April 9, 2015Date of Patent: January 26, 2016Assignee: MEDIATEK INC.Inventors: Albert Chia-Wen Jerng, Wen-Kai Li, Chien-Cheng Lin
-
Publication number: 20150379249Abstract: A module for authenticating a user of a mobile device. The mobile device has an orientation sensor and a touch screen sensor. The module includes: a behavioral biometrics conversion element, used to perform calculation by matching timestamps with a plurality of behavioral data of operations, sensed by the orientation sensor and the touch screen sensor, on the mobile device to acquire a plurality of behavioral biometrics quantities, and convert, by using a statistical method, multiple sets of the behavioral biometrics quantities into a behavioral biometrics pattern in a histogram constructing manner; and an authentication mechanism core element, used to determine whether the behavioral biometrics pattern conforms to a behavioral biometrics model pattern in a histogram manner. The present invention further includes a method and a computer program product for authenticating a user of a smart phone.Type: ApplicationFiled: October 30, 2014Publication date: December 31, 2015Inventors: Deron Liang, Chien-Cheng Lin
-
Publication number: 20150340248Abstract: A package having ESD (electrostatic discharge) and EMI (electromagnetic interference) preventing functions includes: a substrate unit having a ground structure and an I/O structure disposed therein; at least a semiconductor component disposed on a surface of the substrate unit and electrically connected to the ground structure and the I/O structure; an encapsulant covering the surface of the substrate unit and the semiconductor component; and a metal layer disposed on exposed surfaces of the encapsulant and side surfaces of the substrate unit and electrically insulated from the ground structure, thereby protecting the semiconductor component against ESD and EMI so as to improve the product yield and reduce the risk of short circuits.Type: ApplicationFiled: August 4, 2015Publication date: November 26, 2015Inventors: Tsung-Hsien Tsai, Chih-Hsien Chiu, Hsin-Lung Chung, Chien-Cheng Lin