Patents by Inventor Edgar R. Cordero
Edgar R. Cordero has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11669381Abstract: In an approach to improve resolving defects within computer hardware, programs, software, or systems, embodiments pause mainline traffic and isolating interface or retention issues, and determine one or more types of errors in an event of a mainline traffic fail, wherein debug techniques are applied to fail information to resolve or further diagnose the one or more types of errors, and wherein the debug techniques are tracked and categorized. Additionally, embodiments apply corrective read actions to a detected error based on previously stored corrective actions associated with the detected error, and responsive to identifying no additional actions are required, restoring a collected system data. Further, embodiments, resume the paused mainline traffic.Type: GrantFiled: November 15, 2021Date of Patent: June 6, 2023Assignee: International Business Machines CorporationInventors: Briana E. Foxworth, Anuwat Saetow, Irving Guwor Baysah, Marc A. Gollub, Edgar R. Cordero
-
Publication number: 20230153190Abstract: In an approach to improve resolving defects within computer hardware, programs, software, or systems, embodiments pause mainline traffic and isolating interface or retention issues, and determine one or more types of errors in an event of a mainline traffic fail, wherein debug techniques are applied to fail information to resolve or further diagnose the one or more types of errors, and wherein the debug techniques are tracked and categorized. Additionally, embodiments apply corrective read actions to a detected error based on previously stored corrective actions associated with the detected error, and responsive to identifying no additional actions are required, restoring a collected system data. Further, embodiments, resume the paused mainline traffic.Type: ApplicationFiled: November 15, 2021Publication date: May 18, 2023Inventors: Briana E. Foxworth, Anuwat Saetow, Irving Guwor Baysah, Marc A. Gollub, Edgar R. Cordero
-
Patent number: 11593196Abstract: A method and/or system for checking the bus/interface between a host and a memory system during memory access operations includes a memory system having one or more of the data memory devices and a spare memory device; providing a bus/interface between a host and the memory system; selecting information on a per memory device basis to associate with a spare memory device; disassociating the selected information from the one or more data memory devices and associating the selected information with the spare memory device; adding Cyclical Redundancy Check (CRC) code to the one or more data memory devices from which the selected information was disassociated; transferring the CRC code and information over the bus and interface between the host and the memory system; and checking the bus interface with the CRC code added to the one or more data memory devices.Type: GrantFiled: December 1, 2021Date of Patent: February 28, 2023Assignee: International Business Machines CorporationInventors: Kevin M. Mcilvain, Warren E. Maule, Stephen Glancy, Kyu-hyoun Kim, Edgar R. Cordero
-
Publication number: 20220091927Abstract: A method and/or system for checking the bus/interface between a host and a memory system during memory access operations includes a memory system having one or more of the data memory devices and a spare memory device; providing a bus/interface between a host and the memory system; selecting information on a per memory device basis to associate with a spare memory device; disassociating the selected information from the one or more data memory devices and associating the selected information with the spare memory device; adding Cyclical Redundancy Check (CRC) code to the one or more data memory devices from which the selected information was disassociated; transferring the CRC code and information over the bus and interface between the host and the memory system; and checking the bus interface with the CRC code added to the one or more data memory devices.Type: ApplicationFiled: December 1, 2021Publication date: March 24, 2022Inventors: Kevin M. Mcilvain, Warren E. Maule, Stephen Glancy, Kyu-hyoun Kim, Edgar R. Cordero
-
Patent number: 11200112Abstract: A method and/or system for checking the bus/interface between a host and a memory system during memory access operations includes a memory system having one or more of the data memory devices and a spare memory device; providing a bus/interface between a host and the memory system; selecting information on a per memory device basis to associate with a spare memory device; disassociating the selected information from the one or more data memory devices and associating the selected information with the spare memory device; adding Cyclical Redundancy Check (CRC) code to the one or more data memory devices from which the selected information was disassociated; transferring the CRC code and information over the bus and interface between the host and the memory system; and checking the bus interface with the CRC code added to the one or more data memory devices.Type: GrantFiled: August 24, 2020Date of Patent: December 14, 2021Assignee: International Business Machines CorporationInventors: Kevin M. Mcilvain, Warren E. Maule, Stephen Glancy, Kyu-hyoun Kim, Edgar R. Cordero
-
Patent number: 10983832Abstract: A method for configuring hardware within a computing system. The method includes one or more computer processors identifying information respectively associated with a plurality of hardware resources within a portion of a computing system. The method further includes determining whether a set of memory modules of differing performance ratings are operatively coupled to a shared bus fabric. The method further includes responding to determining that the set of memory modules of differing performance ratings is operatively coupled to the shared bus fabric by configuring a subsystem to selectively access respective groups of memory modules within the set of memory modules based on a performance rating corresponding to a respective group of memory modules.Type: GrantFiled: February 14, 2019Date of Patent: April 20, 2021Assignee: International Business Machines CorporationInventors: Nagendra K. Gurram, Saravanan Sethuraman, Edgar R. Cordero, Anuwat Saetow, Diyanesh B. Chinnakkonda Vidyapoornachary
-
Publication number: 20200264936Abstract: A method for configuring hardware within a computing system. The method includes one or more computer processors identifying information respectively associated with a plurality of hardware resources within a portion of a computing system. The method further includes determining whether a set of memory modules of differing performance ratings are operatively coupled to a shared bus fabric. The method further includes responding to determining that the set of memory modules of differing performance ratings is operatively coupled to the shared bus fabric by configuring a subsystem to selectively access respective groups of memory modules within the set of memory modules based on a performance rating corresponding to a respective group of memory modules.Type: ApplicationFiled: February 14, 2019Publication date: August 20, 2020Inventors: Nagendra K. Gurram, Saravanan Sethuraman, Edgar R. Cordero, Anuwat Saetow, Diyanesh B. Chinnakkonda Vidyapoornachary
-
Patent number: 10592332Abstract: An aspect includes a method for auto-disabling dynamic random access memory (DRAM) error checking based on a threshold. A method includes receiving data at a DRAM and executing error checking logic based on the data. The error checking logic detects an error condition in the data and it is determined, at the DRAM, whether detecting the error condition in the data causes an error threshold to be reached. The error checking logic is disabled at the DRAM in response to determining that detecting the error condition in the data causes the error the error threshold to be reached.Type: GrantFiled: May 1, 2018Date of Patent: March 17, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edgar R. Cordero, Marc A. Gollub, Warren E. Maule, Lucas W. Mulkey, Anuwat Saetow
-
Publication number: 20200066367Abstract: In one example implementation according to aspects of the present disclosure, a system is provided that includes a host processing system and a memory device communicatively coupled to the host processing system. The memory device includes a memory device controller, a volatile memory module, and a non-volatile memory module. The memory device controller performs a method including writing a data pattern to the non-volatile memory module, reading the data pattern from the non-volatile memory module, comparing the data pattern from the non-volatile memory module to an expected data pattern, and, based at least in part on determining that the data pattern from the non-volatile memory module matches the expected data pattern, loading system data stored in the volatile memory module to the non-volatile memory module when the host processing system experiences a power loss.Type: ApplicationFiled: August 22, 2018Publication date: February 27, 2020Inventors: Anil B. Lingambudi, Diyanesh B. Chinnakkonda Vidyapoornachary, Edgar R. Cordero, Adam J. McPadden
-
Patent number: 10446255Abstract: Embodiments herein describe a memory system that includes a DRAM module with a plurality of individual DRAM chips. In one embodiment, the DRAM chips are per DRAM addressable (PDA) so that each DRAM chip can use a respective reference voltage (VREF) value to decode received data signals (e.g., DQ or CA signals). During runtime, the VREF value can drift away from its optimal value set when the memory system is initialized. To address possible drift in VREF value, the present embodiments perform VREF calibration dynamically. To do so, the memory system monitors a predefined criteria to determine when to perform VREF calibration. To calibrate VREF value, the memory system may write transmit data and then read out the test data to determine the width of a signal eye using different VREF values. The memory system selects the VREF value that results in the widest signal eye.Type: GrantFiled: June 13, 2016Date of Patent: October 15, 2019Assignee: International Business Machines CorporationInventors: Diyanesh B. Chinnakkonda Vidyapoornachary, Edgar R. Cordero, Stephen P. Glancy, Jeremy R. Neaton, Saravanan Sethuraman
-
Patent number: 10346050Abstract: Systems, methods, and computer-readable media are disclosed for virtualizing memory compute function resources to improve resource utilization and system performance are disclosed. A virtualized hypervisor may be provided that is configured to instantiate a respective memory function controller of each memory controller present in a system/device. The virtualized hypervisor may be further configured to maintain the memory function controllers and their corresponding memory compute functionality as shareable resources that can be allocated to system components upon request. The virtualized hypervisor may allocate a memory function controller and its corresponding memory compute functionality to a system component, and may further provide the system component with an exclusive grant of memory compute pages that can be utilized by the allocated memory function controller to execute a memory compute function to perform one or more operations (e.g., one or more computations) on behalf of the system component.Type: GrantFiled: October 26, 2016Date of Patent: July 9, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edgar R. Cordero, Ananda Haridass, Arun Joseph, Diyanesh B. C. Vidyapoornachary
-
Publication number: 20190189181Abstract: A method, system and memory controller are provided for implementing refresh power optimization during long idle mode in a memory subsystem utilizing Dynamic Random Access Memory (DRAM). The DRAM includes DRAM cells requiring periodic refresh. A DRAM activity monitoring mechanism monitors an instruction queue and asserts a predefined mode register bit when the instruction queue is empty. Responsive to the asserted predefined mode register bit, a refresh rate is increased and a low power mode is established by reducing DRAM core power level for optimizing refresh power during the long idle mode to provide enhanced system performance.Type: ApplicationFiled: December 20, 2017Publication date: June 20, 2019Inventors: Michael D. Pardeik, Edgar R. Cordero, Arindam Raychaudhuri, Diyanesh B. Chinnakkonda Vidyapoornachary
-
Patent number: 10304501Abstract: A method, system and memory controller are provided for implementing refresh power optimization during long idle mode in a memory subsystem utilizing Dynamic Random Access Memory (DRAM). The DRAM includes DRAM cells requiring periodic refresh. A DRAM activity monitoring mechanism monitors an instruction queue and asserts a predefined mode register bit when the instruction queue is empty. Responsive to the asserted predefined mode register bit, a refresh rate is increased and a low power mode is established by reducing DRAM core power level for optimizing refresh power during the long idle mode to provide enhanced system performance.Type: GrantFiled: December 20, 2017Date of Patent: May 28, 2019Assignee: International Business Machines CorporationInventors: Michael D. Pardeik, Edgar R. Cordero, Arindam Raychaudhuri, Diyanesh B. Chinnakkonda Vidyapoornachary
-
Patent number: 10275348Abstract: In an example, an apparatus includes a memory controller. The memory controller may be configured to communicate a request to a computer program for a resource, to initialize a memory, and to perform operations on the memory as instructed. The computer program may be configured to make resources available in response to requests for the resources. The memory controller may be further configured to use the resource in response to an indication from the computer program that the resource is available.Type: GrantFiled: August 21, 2015Date of Patent: April 30, 2019Assignee: International Business Machines CorporationInventors: Edgar R. Cordero, Varkey K. Varghese, Diyanesh B. Vidyapoornachary
-
Patent number: 10268615Abstract: A Local Timer Engine (LTE) is disclosed. For an initiator in a computing system, the LTE measures a respective time delay for each of a plurality of routes between the initiator and a plurality of destinations. For each of the plurality of routes, the LTE determines a respective timeout value based on the measured respective time delay for the route and determines a unique memory mapped address identifying the route. The initiator sends a request to the LTE for a timeout value. The LTE determines a proper timeout value and provides the proper timeout value to the initiator.Type: GrantFiled: August 22, 2017Date of Patent: April 23, 2019Assignee: International Business Machines CorporationInventors: Irving G. Baysah, Edgar R. Cordero, Marc A. Gollub, Lucus W. Mulkey, Anuwat Saetow
-
Patent number: 10229043Abstract: Methods of requesting memory spaces and resources using a memory controller are provided. A particular method may include communicating, by a memory controller, a request to a computer program for a resource, and using the resource in response to an indication from the computer program that the resource is available. Another particular method may include communicating a request to a memory controller for at least one of a memory space of a memory or a second resource. The memory controller may be configured to communicate the request from the first resource to a computer program. Another particular method may also include using, by the first resource, at least one of the memory space or the second resource in response to an indication that the memory space or the second resource is available.Type: GrantFiled: July 23, 2013Date of Patent: March 12, 2019Assignee: Intel Business Machines CorporationInventors: Edgar R. Cordero, Varkey K. Varghese, Diyanesh B. Vidyapoornachary
-
Publication number: 20190065421Abstract: A Local Timer Engine (LTE) is disclosed. For an initiator in a computing system, the LTE measures a respective time delay for each of a plurality of routes between the initiator and a plurality of destinations. For each of the plurality of routes, the LTE determines a respective timeout value based on the measured respective time delay for the route and determines a unique memory mapped address identifying the route. The initiator sends a request to the LTE for a timeout value. The LTE determines a proper timeout value and provides the proper timeout value to the initiator.Type: ApplicationFiled: August 22, 2017Publication date: February 28, 2019Inventors: Irving G. BAYSAH, Edgar R. CORDERO, Marc A. GOLLUB, Lucus W. MULKEY, Anuwat SAETOW
-
Patent number: 10168922Abstract: An aspect includes data backup management between volatile memory and non-volatile memory in a through-silicon via module of a computer system. Data is copied data from the volatile memory to the non-volatile memory during a refresh cycle of the volatile memory. The data is written to one or more non-volatile memory cells within the non-volatile memory prior to a next refresh cycle of the volatile memory.Type: GrantFiled: April 26, 2016Date of Patent: January 1, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edgar R. Cordero, Kyu-hyoun Kim, Adam J. McPadden, Anuwat Saetow
-
Patent number: 10168923Abstract: An aspect includes coherency management between volatile memory and non-volatile memory in a through-silicon via (TSV) module of a computer system. A plurality of TSV write signals is simultaneously provided to the volatile memory and the non-volatile memory. A plurality of values of the TSV write signals is captured within a buffer of the non-volatile memory corresponding to a data set written to the volatile memory. Storage space is freed within the buffer as the data set corresponding to the values of the TSV write signals stored within the buffer is written to a non-volatile memory array within the non-volatile memory.Type: GrantFiled: April 26, 2016Date of Patent: January 1, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edgar R. Cordero, Kyu-hyoun Kim, Warren E. Maule, Adam J. McPadden, Anuwat Saetow
-
Patent number: 10127100Abstract: A method, system, and/or computer program product corrects a data error that has been caused by a break in a conductor link in a memory. A memory controller detects a line malfunction in a data bit transmission line between a first bit node and a second bit node in a memory, and then identifies a constant voltage state at the second bit node that is caused by the line malfunction. In response to determining that the constant voltage state is non-representative of the bit value intended to be transmitted from the first bit node to the second bit node, an inversion logic inverts bit values for all bits in an original bit array to create an inverted bit array, which is stored in the array of memory cells for future retrieval and re-inversion, in order to reconstruct the original bit array.Type: GrantFiled: June 3, 2016Date of Patent: November 13, 2018Assignee: International Business Machines CorporationInventors: Edgar R. Cordero, Briana E. Foxworth, Andre A. Marin, Kevin M. McIlvain, Lucas W. Mulkey, Anuwat Saetow