Patents by Inventor Hiroyuki Morishita
Hiroyuki Morishita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110113220Abstract: Provided is a multiprocessor capable of executing a plurality of threads without decreasing execution efficiency. The multiprocessor includes: a first processor allocating a different register file to each of a predetermined number of threads to be executed from among plural threads, and executing the predetermined number of threads in parallel; and a second processor performing processing according to a processing request made by the first processor. The first processor has areas allocated to the plurality of threads in one-to-one correspondence, makes the processing request to the second processor according to an instruction included in one of the predetermined number of threads, upon receiving a request for writing a value resulting from the processing from the second processor, judges whether the one thread is being executed, and when judging negatively, performs control such that the obtained value is written into one of the areas allocated to the one thread.Type: ApplicationFiled: June 16, 2009Publication date: May 12, 2011Inventor: Hiroyuki Morishita
-
Patent number: 7926055Abstract: The present invention provides a processor that cyclically executes a plurality of threads in accordance with an execution time allocated to each of the threads, comprising a reconfigurable integrated circuit. The processor stores circuit configuration information sets respectively corresponding to the plurality of threads, reconfigures a part of the integrated circuit based on the circuit configuration information sets, and sequentially executes each thread using the integrated circuit that has been reconfigured based on one of the configuration information sets that corresponds to the thread. While executing a given thread, the processor selects a thread to be executed next, and reconfigures a part of the integrated circuit where is not currently used for execution of the given thread, based on a circuit configuration information set corresponding to the selected thread.Type: GrantFiled: April 12, 2006Date of Patent: April 12, 2011Assignee: Panasonic CorporationInventors: Hiroyuki Morishita, Takashi Hashimoto, Tokuzo Kiyohara
-
Publication number: 20100174884Abstract: A processor (101) in which a plurality of arithmetic elements executing instructions are embedded includes: fixed function arithmetic elements (121 to 123) each having a circuit configuration that is not dynamically reconfigurable; a reconfigurable arithmetic element (125) having a circuit configuration that is dynamically reconfigurable; and an arithmetic operation control unit (113) which allocates instructions to the fixed function arithmetic elements (121 to 123) and the reconfigurable arithmetic element (125) and issues the allocated instructions to the respective arithmetic elements.Type: ApplicationFiled: November 9, 2006Publication date: July 8, 2010Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Hiroyuki Morishita, Takao Yamamoto, Masaitsu Nakajima
-
Patent number: 7716391Abstract: A data transfer apparatus according to the present invention has; a DMAC and another DMAC which transfer data by direct memory access among a plurality of buses; a command queue which holds, as a queue, commands for instructing the data transfer; a bus information obtainment unit which obtains the commands from the command queue; a grouping unit which groups the held commands, based on a source and a destination designated in each of the obtained commands; a schedule unit which decides an order of issuing the commands sequentially from a group having more command, as a priority; and a selector which selects a command to be issued according to the decided order.Type: GrantFiled: May 9, 2006Date of Patent: May 11, 2010Assignee: Panasonic CorporationInventors: Kazuya Furukawa, Nobuo Higaki, Hideyo Tsuruta, Kazushi Kurata, Shigeki Fujii, Kousuke Yoshioka, Hiroyuki Morishita
-
Patent number: 7685351Abstract: In response to a write request from a master to write to an external device, a control unit holds a write address and write data from the master in a write address holding unit and in a write data holding unit, respectively, outputs a reception signal to the master, and writes the write data to the external device specified by the write address. When the master holds the read address in the read address holding unit, the control unit reads data from the external device specified by the read address, and holds the read data in the read data holding unit.Type: GrantFiled: June 6, 2006Date of Patent: March 23, 2010Assignee: Panasonic CorporationInventors: Takao Kawakami, Masaitsu Nakajima, Tokuzo Kiyohara, Hiroyuki Morishita, Nobuo Higaki, Yousuke Kudo
-
Patent number: 7606996Abstract: An array calculation device that includes a processor array composed of a plurality of processor elements having been assigned with orders, acquires an instruction in each cycle, generates, in each cycle, operation control information for controlling an operation of a processor element of a first order, and then generates an instruction to the processor element of the first order in accordance with the operation control information and the acquired instruction, and also generates, in each cycle, operation control information for controlling an operation of each processor element of a next order and onwards, in accordance with operation control information generated for controlling an operation of a processor element of an immediately preceding order, and then generates an instruction to each processor element of the next order and onwards, in accordance with the operation control information generated and the acquired instruction.Type: GrantFiled: August 2, 2005Date of Patent: October 20, 2009Assignee: Panasonic CorporationInventors: Hiroyuki Morishita, Takeshi Tanaka, Masaki Maeda, Yorihiko Wakayama
-
Publication number: 20090037916Abstract: The present invention provides a processor that cyclically executes a plurality of threads in accordance with an execution time allocated to each of the threads, comprising a reconfigurable integrated circuit. The processor stores circuit configuration information sets respectively corresponding to the plurality of threads, reconfigures a part of the integrated circuit based on the circuit configuration information sets, and sequentially executes each thread using the integrated circuit that has been reconfigured based on one of the configuration information sets that corresponds to the thread. While executing a given thread, the processor selects a thread to be executed next, and reconfigures a part of the integrated circuit where is not currently used for execution of the given thread, based on a circuit configuration information set corresponding to the selected thread.Type: ApplicationFiled: April 12, 2006Publication date: February 5, 2009Inventors: Hiroyuki Morishita, Takashi Hashimoto, Tokuzo Kiyohara
-
Publication number: 20090037779Abstract: In response to a write request from a master to write to an external device, a control unit holds a write address and write data from the master in a write address holding unit and in a write data holding unit, respectively, outputs a reception signal to the master, and writes the write data to the external device specified by the write address. When the master holds the read address in the read address holding unit, the control unit reads data from the external device specified by the read address, and holds the read data in the read data holding unit.Type: ApplicationFiled: June 6, 2006Publication date: February 5, 2009Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Takao Kawakami, Masaitsu Nakajima, Tokuzo Kiyohara, Hiroyuki Morishita, Nobuo Higaki, Yousuke Kudo
-
Publication number: 20080282061Abstract: An array calculation device that includes a processor array composed of a plurality of processor elements having been assigned with orders, acquires an instruction in each cycle, generates, in each cycle, operation control information for controlling an operation of a processor element of a first order, and then generates an instruction to the processor element of the first order in accordance with the operation control information and the acquired instruction, and also generates, in each cycle, operation control information for controlling an operation of each processor element of a next order and onwards, in accordance with operation control information generated for controlling an operation of a processor element of an immediately preceding order, and then generates an instruction to each processor element of the next order and onwards, in accordance with the operation control information generated and the acquired instruction.Type: ApplicationFiled: August 2, 2005Publication date: November 13, 2008Inventors: Hiroyuki Morishita, Takeshi Tanaka, Masaki Maeda, Yorihiko Wakayama
-
Patent number: 7395410Abstract: A processor system includes a main processor having registers and an instruction decode control unit, and a coprocessor. When the main processor performs an operation in accordance with an instruction, the registers store data to be used for the operation and data obtained by the operation, and the control unit sequentially decodes an instruction, and performs a control based on the instruction. When decoding a coprocessor operation instruction to request the coprocessor to perform an operation, which includes operands designating a type of an operation to be performed by the coprocessor, a first register storing data to be used for the operation, and a second register to store data obtained by the operation, the control unit requests the coprocessor to perform the designated type of operation by using a content in the first register, and causes the second register to store a result of the operation.Type: GrantFiled: June 30, 2005Date of Patent: July 1, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masaki Maeda, Hiroyuki Morishita, Takeshi Tanaka, Tokuzo Kiyohara
-
Publication number: 20080109809Abstract: Provided is a multithreaded processor that can accurately estimate processing time necessary for each thread, and a multithreaded processor that simultaneously executes instruction streams, the multithreaded processor including: a computing unit group that executes instructions; an instruction scheduler that groups the instructions into groups for each of the instruction streams, the instructions being included in the each of instruction streams, and each of the groups being made up of instructions among the instructions to be simultaneously issued to the computing units; an instruction buffer which holds the instructions for each of the groups grouped by the instruction scheduler, the instructions being included in the each of instruction streams; and an issued instruction determining unit that reads the instructions for each of the groups from the instruction buffer in each of execution cycles of the multithreaded processor, and that issues the read instructions to the computing unit group.Type: ApplicationFiled: November 7, 2007Publication date: May 8, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Hiroyuki MORISHITA, Shinji OZAKI, Takao YAMAMOTO, Masaitsu NAKAJIMA
-
Patent number: 7315934Abstract: A data processor has sixteen processing elements that each include a register file and an arithmetic logic unit. A network unit connects between the register files of the processing elements and the arithmetic logic units of the processing elements. The network unit has a selector for simultaneously performing a plurality of data transfers which are each made from a register file of one processing element to an operation unit of another processing element. With the provision of this selector that can perform such simultaneous data transfers, the processing efficiency of the processing elements can be maintained even if a change occurs in operand assignments and the like.Type: GrantFiled: February 28, 2003Date of Patent: January 1, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroyuki Morishita, Atsushi Ito, Satoshi Takashima, Hideshi Nishida, Kozo Kimura, Tokuzo Kiyohara, Akira Miyoshi, Hiroshi Kadota
-
Patent number: 7297406Abstract: The present invention relates to a cationic electrodeposition coating composition substantially free of lead compounds, which is excellent in curability and can be finish-coated with a splendid appearance, and an article coated with the composition. The invention provides a lead-free electrodeposition coating composition excellent in curability and a coated article, the composition being capable of forming a coating film, which emits less tin compounds to have no influence on appearance of a finish coating film and film performances.Type: GrantFiled: March 3, 2004Date of Patent: November 20, 2007Assignees: Honda Motor Co., Ltd., Nippon Paint Co., Ltd.Inventors: Hiroyuki Morishita, Katsuyoshi Kaneko, Fumiaki Niisato, Toshiyuki Ishii, Kageki Fujimoto
-
Patent number: 7294410Abstract: The present invention relates to a cationic electrodeposition coating composition substantially free of lead compounds, and more specifically to a method of coating an alloyed hot-dip galvanized steel plate with the composition and a coated article obtained by the method having edge portions and general surfaces excellent in corrosion resistance. The invention provides a method of coating an alloyed hotdip galvanized steel plate with a lead-free cationic electrodeposition coating composition containing a rust preventive pigment to form an electrodeposition coating film excellent in corrosion resistance, and a coated article obtained by the electrodeposition.Type: GrantFiled: March 3, 2004Date of Patent: November 13, 2007Assignees: Honda Motor Co., Ltd., Nippon Paint Co., Ltd.Inventors: Hiroyuki Morishita, Katsuyoshi Kaneko, Fumiaki Niisato, Toshiyuki Ishii
-
Publication number: 20070167582Abstract: The present invention relates to a cationic electrodeposition coating composition substantially free of lead compounds, which is excellent in curability and can be finish-coated with a splendid appearance, and an article coated with the composition. The invention provides a lead-free electrodeposition coating composition excellent in curability and a coated article, the composition being capable of forming a coating film, which emits less tin compounds to have no influence on appearance of a finish coating film and film performances.Type: ApplicationFiled: March 3, 2004Publication date: July 19, 2007Inventors: Hiroyuki Morishita, Katsuyoshi Kaneko, Fumiaki Niisato, Toshiyuki Ishii, Kageki Fujimoto
-
Patent number: 7246202Abstract: In a computer system that concurrently executes a plurality of tasks, a cache controller eliminates the possibility of the hit rate of one task dropping due to execution of another task. A region managing unit manages a plurality of regions in a cache memory in correspondence with a plurality of tasks. An address receiving unit receives, from a microprocessor, an address of a location in a main memory at which data to be accessed to execute one of the plurality of tasks is stored. A caching unit acquires, if the data to be accessed is not stored in the cache memory, a data block including the data from the main memory, and stores the acquired data block into a region in the cache memory corresponding to the task.Type: GrantFiled: November 10, 2003Date of Patent: July 17, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroyuki Morishita, Tokuzo Kiyohara
-
Publication number: 20070028055Abstract: A cache memory of the present invention includes: for each cache entry, way 0 to way 3 which hold use flags U indicating whether or not the use flags U have been accessed; and a control unit which: updates, when a cache entry is hit, a use flag U corresponding to the hit cache entry so that the use flag U indicates that the cache entry has been accessed; and reset, in the case where all other use flags in the same set indicates that the cache entries have been accessed herein, the all other use flags so that the use flags indicate that the cache entries have not been accessed; and select a cache entry to be replaced from among the cache entries corresponding to the use flags indicating that the cache entries have not been accessed.Type: ApplicationFiled: August 23, 2004Publication date: February 1, 2007Applicant: Matsushita Electric Industrial Co., LtdInventors: Tetsuya Tanaka, Ryuta Nakanishi, Tokuzo Kiyohara, Hiroyuki Morishita, Keishi Chikamura
-
Publication number: 20060259662Abstract: A data transfer apparatus according to the present invention has; a DMAC and another DMAC which transfer data by direct memory access among a plurality of buses; a command queue which holds, as a queue, commands for instructing the data transfer; a bus information obtainment unit which obtains the commands from the command queue; a grouping unit which groups the held commands, based on a source and a destination designated in each of the obtained commands; a schedule unit which decides an order of issuing the commands sequentially from a group having more command, as a priority; and a selector which selects a command to be issued according to the decided order.Type: ApplicationFiled: May 9, 2006Publication date: November 16, 2006Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kazuya Furukawa, Nobuo Higaki, Hideyo Tsuruta, Kazushi Kurata, Shigeki Fujii, Kousuke Yoshioka, Hiroyuki Morishita
-
Publication number: 20060124462Abstract: The present invention relates to a cationic electrodeposition coating composition substantially free of lead compounds, and more specifically to a method of coating an alloyed hot-dip galvanized steel plate with the composition and a coated article obtained by the method having edge portions and general surfaces excellent in corrosion resistance. The invention provides a method of coating an alloyed hotdip galvanized steel plate with a lead-free cationic electrodeposition coating composition containing a rust preventive pigment to form an electrodeposition coating film excellent in corrosion resistance, and a coated article obtained by the electrodeposition.Type: ApplicationFiled: March 3, 2004Publication date: June 15, 2006Inventors: Hiroyuki Morishita, Katsuyoshi Kaneko, Fumiaki Nisato, Toshiyuki Ishii
-
Publication number: 20060010305Abstract: A processor system includes a main processor having registers and an instruction decode control unit, and a coprocessor. When the main processor performs an operation in accordance with an instruction, the registers store data to be used for the operation and data obtained by the operation, and the control unit sequentially decodes an instruction, and performs a control based on the instruction. When decoding a coprocessor operation instruction to request the coprocessor to perform an operation, which includes operands designating a type of an operation to be performed by the coprocessor, a first register storing data to be used for the operation, and a second register to store data obtained by the operation, the control unit requests the coprocessor to perform the designated type of operation by using a content in the first register, and causes the second register to store a result of the operation.Type: ApplicationFiled: June 30, 2005Publication date: January 12, 2006Inventors: Masaki Maeda, Hiroyuki Morishita, Takeshi Tanaka, Tokuzo Kiyohara