Patents by Inventor Idan Alrod
Idan Alrod has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11914862Abstract: An apparatus includes a first encoder circuit configured to compress a block of data using dictionary based compression and a second encoder circuit connected to the first encoder circuit to receive the compressed block of data from the first encoder circuit. The second encoder circuit is configured to further compress the compressed block of data according to a codebook. The codebook is based on a distribution of data of a prior block of data or a distribution of data of a portion of the block of data that is less than the block of data. The operation of the second encoder circuit overlaps with the operation of the first encoder circuit to achieve high throughput and avoid the need for a large block of memory (e.g., SRAM) to occupy the data in flight until the second encoder circuit can start.Type: GrantFiled: March 22, 2022Date of Patent: February 27, 2024Assignee: Western Digital Technologies, Inc.Inventors: Ran Zamir, Idan Alrod, Eran Sharon
-
Patent number: 11860733Abstract: Low-density parity-check (LDPC) coding based on memory cell voltage distribution (CVD) in data storage devices. In one embodiment, a memory controller includes a memory interface configured to interface with a non-volatile memory; and a controller. The controller is configured to receive a plurality of data pages to be stored in the non-volatile memory, and transform the plurality of data pages into a plurality of transformed data pages. The controller is further configured to determine a plurality of parity bits based on the plurality of transformed data pages, and store the plurality of data pages and the plurality of parity bits in the non-volatile memory.Type: GrantFiled: December 8, 2021Date of Patent: January 2, 2024Assignee: Western Digital Technologies, Inc.Inventors: Eran Sharon, Ran Zamir, David Avraham, Idan Alrod
-
Storage System and Method for Implementation of Symmetric Tree Models for Read Threshold Calibration
Publication number: 20230410869Abstract: A storage system has an inference engine that can infer a read threshold based on a plurality of parameters of the memory. The read threshold can be used in reading a wordline in the memory during a regular read operation or as part of an error handling process. Using this machine-learning-based approach to infer a read threshold can provide significant improvement in read threshold accuracy, which can reduce bit error rate and improve latency, throughput, power consumption, and quality of service. In another embodiment, a storage system is configured to use a binary full-depth symmetrically-sorted tree to infer a read threshold based on a plurality of parameters of the memory.Type: ApplicationFiled: August 30, 2022Publication date: December 21, 2023Applicant: Western Digital Technologies, Inc.Inventors: Eran Sharon, Ariel Navon, Alexander Bazarsky, David Avraham, Nika Yanuka, Idan Alrod -
Publication number: 20230402072Abstract: A storage system has an inference engine that can infer a read threshold based on a plurality of parameters of the memory. The read threshold can be used in reading a wordline in the memory during a regular read operation or as part of an error handling process. Using a machine-learning-based approach to infer a read threshold can provide significant improvement in read threshold accuracy, which can reduce bit error rate and improve latency, throughput, power consumption, and quality of service. In another embodiment, a circuit-bounded array is used to manage updates to time and temperature tag information and to infer read thresholds.Type: ApplicationFiled: July 11, 2023Publication date: December 14, 2023Applicant: Western Digital Technologies, Inc.Inventors: Alexander Bazarsky, Ariel Navon, Eran Sharon, David Avraham, Nika Yanuka, Idan Alrod
-
Storage System and Method for Inference of Read Thresholds Based on Memory Parameters and Conditions
Publication number: 20230402112Abstract: A storage system has an inference engine that can infer a read threshold based on a plurality of parameters of the memory. The read threshold can be used in reading a wordline in the memory during a regular read operation or as part of an error handling process. Using this machine-learning-based approach to infer a read threshold can provide significant improvement in read threshold accuracy, which can reduce bit error rate and improve latency, throughput, power consumption, and quality of service.Type: ApplicationFiled: June 13, 2022Publication date: December 14, 2023Applicant: Western Digital Technologies, Inc.Inventors: Eran Sharon, Ariel Navon, Alexander Bazarsky, David Avraham, Nika Yanuka, Idan Alrod, Tsiko Shohat Rozenfeld, Ran Zamir -
Publication number: 20230376227Abstract: The present disclosure generally relates to estimating when data to be written will be read or re-written prior to actually writing the data to the memory device. The estimating can be used to smartly route the data to the appropriate memory location at the writing stage or to evict the data from a hot memory location to a colder memory location. To perform the estimating, typical traces or data may be used as may the metadata of the data. Separating data according to the data “temperature” (i.e. the expected access time and frequency), and usage to optimize the SLC partition usage has meaningful impact on several storage metrics such as performance and endurance.Type: ApplicationFiled: May 23, 2022Publication date: November 23, 2023Applicant: Western Digital Technologies, Inc.Inventors: Ariel NAVON, Idan ALROD, David AVRAHAM, Eran SHARON, Vered KELNER
-
Patent number: 11822820Abstract: A storage system has a memory with memory cells that can store a non-power-of-two number of states. A map is used to distribute data bits in the memory. The map can be a modified version of a quadrature amplitude modulation (QAM) map. The mapping can be done by a controller in the storage system or by the memory die. Performing the mapping in the memory die can reduce data traffic between the controller and the memory die, which can provide an improvement to performance and power consumption.Type: GrantFiled: November 10, 2021Date of Patent: November 21, 2023Assignee: Western Digital Technologies, Inc.Inventors: Ran Zamir, Eran Sharon, Idan Alrod
-
Publication number: 20230326528Abstract: A system and method for calibrating read threshold voltages includes performing a plurality of read operations, determining to perform a read level tracking method, and performing the read level tracking method. The determining may be based on a temperature change or a bit error rate (BER). The read level tracking method includes determining the BER of an indicative word line, determining an adjusted read threshold level based on the BER, and adjusting read threshold levels according to the adjusted read threshold level.Type: ApplicationFiled: April 6, 2022Publication date: October 12, 2023Applicant: Western Digital Technologies, Inc.Inventors: Eran Sharon, Nika Yanuka, Idan Alrod, Alexander Bazarsky, Evgeny Mekhanik
-
Publication number: 20230305703Abstract: An apparatus includes a first encoder circuit configured to compress a block of data using dictionary based compression and a second encoder circuit connected to the first encoder circuit to receive the compressed block of data from the first encoder circuit. The second encoder circuit is configured to further compress the compressed block of data according to a codebook. The codebook is based on a distribution of data of a prior block of data or a distribution of data of a portion of the block of data that is less than the block of data. The operation of the second encoder circuit overlaps with the operation of the first encoder circuit to achieve high throughput and avoid the need for a large block of memory (e.g., SRAM) to occupy the data in flight until the second encoder circuit can start.Type: ApplicationFiled: March 22, 2022Publication date: September 28, 2023Applicant: Western Digital Technologies, Inc.Inventors: Ran Zamir, Idan Alrod, Eran Sharon
-
Patent number: 11763911Abstract: A non-volatile memory system comprises an integrated memory assembly in communication with a memory controller. The integrated memory assembly includes a memory die bonded to a control die. The control die includes one or more control circuits for controlling the operation of the memory die. The control circuits are configured to receive a request to copy data on the memory die, read codewords on the memory die in response to the request, decode the codewords to identify errors in the codewords, correcting the errors in the codewords, and program the codewords back into the memory die. In one embodiment, the codewords read are stored in the memory die as single bit per memory cell data and the codewords programmed back into the memory die after correcting errors are programmed as multiple bit per memory cell data.Type: GrantFiled: October 5, 2021Date of Patent: September 19, 2023Assignee: Western Digital Technologies, Inc.Inventors: Eran Sharon, Idan Alrod
-
Patent number: 11681581Abstract: Effective use of cyclic redundancy check (CRC) signatures is achieved where each sector of a flash management unit (FMU) has a distinct CRC signature. The CRC signatures are XORed together to create a total CRC signature for the FMU. When a host device updates a single sector of the FMU, the CRC signature for the updated single sector can be changed by removing the old CRC signature corresponding to the single sector and replacing the old CRC signature with a new CRC signature corresponding to the updated single sector. The old CRC signature is XORed from the total CRC signature and then the new CRC signature is XORed with the remaining CRC signatures to create a new total CRC signature. In so doing, data integrity is ensured.Type: GrantFiled: June 21, 2022Date of Patent: June 20, 2023Assignee: Western Digital Technologies, Inc.Inventors: Ishai Ilani, Ran Zamir, Karin Inbar, Eran Sharon, Idan Alrod
-
Patent number: 11675534Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a command, such as from a host device, to write data to the memory device, perform toggle mode (TM) encoding on the data, and send the TM encoded data to the memory device. The memory device is configured to receive the TM encoded data, decode the TM encoded data, and write the decoded data to a location within the memory device. The memory device is further configured to receive a read command to read data from a location within the memory device, read the data, TM encode the data, and send the TM encoded data to the controller. The controller is configured to receive and decode the TM encoded data, and send the decoded data to a host device.Type: GrantFiled: October 20, 2022Date of Patent: June 13, 2023Assignee: Western Digital Technologies, Inc.Inventors: Julian Vlaiko, Idan Alrod, Tien-Chien Kuo, Nimrod Hermesh, Eran Sharon
-
Publication number: 20230176947Abstract: Low-density parity-check (LDPC) coding based on memory cell voltage distribution (CVD) in data storage devices. In one embodiment, a memory controller includes a memory interface configured to interface with a non-volatile memory; and a controller. The controller is configured to receive a plurality of data pages to be stored in the non-volatile memory, and transform the plurality of data pages into a plurality of transformed data pages. The controller is further configured to determine a plurality of parity bits based on the plurality of transformed data pages, and store the plurality of data pages and the plurality of parity bits in the non-volatile memory.Type: ApplicationFiled: December 8, 2021Publication date: June 8, 2023Inventors: Eran Sharon, Ran Zamir, David Avraham, Idan Alrod
-
Patent number: 11670380Abstract: Technology for two-sided adjacent memory cell interference mitigation in a non-volatile storage system is disclosed. During reading of target memory cells, the storage system applies a suitable magnitude read pass voltage to a first unselected word line adjacent to a target word line to compensate for interference from adjacent cells on the first unselected word line while applying a suitable magnitude read reference voltage to the target word line to compensate for interference from adjacent cells on a second unselected word line on the other side of the target word line. The read pass voltage may compensate for interference due to charge being added to when programming cells on the first unselected word line after programming the target cells. The read reference voltage may compensate for interference due to charge movement near the target cells that results from charge stored in the cells on the second unselected word line.Type: GrantFiled: December 7, 2020Date of Patent: June 6, 2023Assignee: SanDisk Technologies LLCInventors: Eran Sharon, Idan Alrod, Alexander Bazarsky
-
Patent number: 11650756Abstract: A storage apparatus includes non-volatile memory cells formed on a memory die, each memory cell configured to hold bits of data, and a control circuit formed on the memory die. The control circuit is configured to calculate parity data for data to be stored in the memory cells and program the memory cells to first distributions. The control circuit is also configured to read the memory cells in the first distributions, recover the data from results of reading the memory cells in the first distributions combined with the parity data, and further program the memory cells from the first distributions to second distributions to store the data. In some cases, the recovered data may have a high bit error rate. To handle higher bit error rates, the use of soft bit data is incorporated into an encoded foggy-fine scheme.Type: GrantFiled: February 9, 2021Date of Patent: May 16, 2023Assignee: Western Digital Technologies, Inc.Inventors: Idan Alrod, Alexander Bazarsky, Tien-Chien Kuo, Eran Sharon, Jack Frayer, Sergey Anatolievich Gorobets
-
Publication number: 20230146046Abstract: A storage system has a memory with memory cells that can store a non-power-of-two number of states. A map is used to distribute data bits in the memory. The map can be a modified version of a quadrature amplitude modulation (QAM) map. The mapping can be done by a controller in the storage system or by the memory die. Performing the mapping in the memory die can reduce data traffic between the controller and the memory die, which can provide an improvement to performance and power consumption.Type: ApplicationFiled: November 10, 2021Publication date: May 11, 2023Applicant: Western Digital Technologies, Inc.Inventors: Ran Zamir, Eran Sharon, Idan Alrod
-
Publication number: 20230043050Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a command, such as from a host device, to write data to the memory device, perform toggle mode (TM) encoding on the data, and send the TM encoded data to the memory device. The memory device is configured to receive the TM encoded data, decode the TM encoded data, and write the decoded data to a location within the memory device. The memory device is further configured to receive a read command to read data from a location within the memory device, read the data, TM encode the data, and send the TM encoded data to the controller. The controller is configured to receive and decode the TM encoded data, and send the decoded data to a host device.Type: ApplicationFiled: October 20, 2022Publication date: February 9, 2023Applicant: Western Digital Technologies, Inc.Inventors: Julian VLAIKO, Idan ALROD, Tien-Chien KUO, Nimrod HERMESH, Eran SHARON
-
Patent number: 11557350Abstract: A method and apparatus for calibrating read threshold for cells of a target wordline (WL) that may be conducted on a die, in a controller connected to a memory die, or both. Voltage values of one or more adjacent WL cells are read, and based on the voltage values of the adjacent cells, cells of the target WL are grouped. A read threshold calibration is carried out on each group. The calibration thresholds are then used for read operations on the cells of each distinct group of the target WL.Type: GrantFiled: March 24, 2021Date of Patent: January 17, 2023Assignee: Western Digital Technologies, Inc.Inventors: Alexander Bazarsky, Eran Sharon, Idan Alrod
-
Publication number: 20220357882Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a command, such as from a host device, to write data to the memory device, perform toggle mode (TM) encoding on the data, and send the TM encoded data to the memory device. The memory device is configured to receive the TM encoded data, decode the TM encoded data, and write the decoded data to a location within the memory device. The memory device is further configured to receive a read command to read data from a location within the memory device, read the data, TM encode the data, and send the TM encoded data to the controller. The controller is configured to receive and decode the TM encoded data, and send the decoded data to a host device.Type: ApplicationFiled: May 7, 2021Publication date: November 10, 2022Inventors: Julian VLAIKO, Idan ALROD, Tien-Chien KUO, Nimrod HERMESH, Eran SHARON
-
Patent number: 11495296Abstract: A storage apparatus includes non-volatile memory cells formed on a memory die, each memory cell configured to hold bits of data, and a control circuit. The control circuit is configured to calculate parity data for data to be stored in the memory cells and program the memory cells to first distributions. The control circuit is also configured to read memory cells in the first distributions, recover the data from results of reading the memory cells in the first distributions combined with the parity data, and further program the memory cells from the first distributions to second distributions to store the data. To improve the accuracy of recovering the encoded foggy phase data, techniques are presented to calibrate the voltage levels used in sensing the foggy state distributions.Type: GrantFiled: February 9, 2021Date of Patent: November 8, 2022Assignee: Western Digital Technologies, Inc.Inventors: Idan Alrod, Eran Sharon, Sergey Anatolievich Gorobets, Jack Frayer, Tien-Chien Kuo, Alexander Bazarsky