Patents by Inventor Jerome M. Eldridge
Jerome M. Eldridge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7175772Abstract: An actuator assembly and method for making and using an actuator assembly. In one embodiment, the assembly includes an actuator body having an actuator channel with a first region and a second region. An actuator is disposed in the actuator channel and is movable when in a flowable state between a first position and a second position. A heater is positioned proximate to the actuator channel to heat the actuator from a solid state to a flowable state. A source of gas or other propellant is positioned proximate to the actuator channel to drive the actuator from the first position to the second position. The actuator has a higher surface tension when engaged with the second region of the channel than when engaged with the first region. Accordingly, the actuator can halt upon reaching the second region of the channel due to the increased surface tension between the actuator and the second region of the channel.Type: GrantFiled: December 16, 2003Date of Patent: February 13, 2007Assignee: Micron Technology, Inc.Inventor: Jerome M. Eldridge
-
Patent number: 7168163Abstract: A full-wafer probe card is disclosed along with related methods and systems. The probe card includes test probes comprising cantilever elements configured and arranged with probe tips in a pattern corresponding to an array of bond pads of semiconductor dice residing on a device wafer. The probe card may be fabricated from, for example, a silicon substrate and the cantilever elements may be fabricated using known silicon micro-machining techniques including isotropic and anisotropic etching. Additionally, conductive feedthroughs or vias are formed through the probe card to electrically connect the probe tips with conductive pads on an opposing side of the substrate which interface with test contacts of external test circuitry. The conductive feedthroughs may be formed as coaxial structures, which help to minimize stray capacitance and inductance. The inventive probe card allows for improved wafer level burn-in and high frequency testing.Type: GrantFiled: June 5, 2003Date of Patent: January 30, 2007Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 7136302Abstract: Structures and methods for DEAPROM memory with low tunnel barrier intergate insulators are provided. The DEAPROM memory includes a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by a low tunnel barrier intergate insulator having a tunnel barrier of less than 1.5 eV. The low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of NiO, Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, Y2O3, Gd2O3, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator. And, the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: August 26, 2005Date of Patent: November 14, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 7135734Abstract: Structures and methods for programmable array type logic and/or memory devices with graded composition metal oxide tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include a floating gate transistor. The floating gate has a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate and is separated from the floating gate by a compositionally graded mixed metal oxide tunnel barrier intergate insulator.Type: GrantFiled: June 21, 2002Date of Patent: November 14, 2006Assignee: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Kie Y. Ahn, Leonard Forbes
-
Patent number: 7132711Abstract: Structures and methods for programmable array type logic and/or memory with p-channel devices and asymmetrical low tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include p-channel non-volatile memory which has a first source/drain region and a second source/drain region separated by a p-type channel region in an n-type substrate. A floating gate opposing the p-type channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by an asymmetrical low tunnel barrier intergate insulator. The asymmetrical low tunnel barrier intergate insulator includes a metal-oxide insulator selected from the group consisting of Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: December 20, 2001Date of Patent: November 7, 2006Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 7126183Abstract: Structures and methods for programmable array type logic and/or memory with p-channel devices and asymmetrical low tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include p-channel non-volatile memory which has a first source/drain region and a second source/drain region separated by a p-type channel region in an n-type substrate. A floating gate opposing the p-type channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by an asymmetrical low tunnel barrier intergate insulator. The asymmetrical low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: August 30, 2004Date of Patent: October 24, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 7115493Abstract: A typical integrated circuit includes millions of microscopic transistors, resistors, and other components interconnected to define a circuit, for example a memory circuit. Occasionally, one or more of the components are defective and fabricators selectively replace them by activating spare, or redundant, components included within the circuit. One way of activating a redundant component is to rupture an antifuse that effectively connects the redundant component into the circuit. Unfortunately, conventional antifuses have high and/or unstable electrical resistances which compromise circuit performance and discourage their use. Accordingly, the inventors devised an exemplary antifuse structure that includes three normally disconnected conductive elements and a programming mechanism for selectively moving one of the elements to electrically connect the other two.Type: GrantFiled: August 31, 2004Date of Patent: October 3, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge
-
Patent number: 7112841Abstract: Structures and methods for programmable array type logic and/or memory devices with graded composition metal oxide tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include a floating gate transistor. The floating gate has a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate and is separated from the floating gate by a compositionally graded mixed metal oxide tunnel barrier intergate insulator.Type: GrantFiled: February 18, 2004Date of Patent: September 26, 2006Assignee: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Kie Y. Ahn, Leonard Forbes
-
Patent number: 7067421Abstract: Structures and methods provide multilevel wiring interconnects in an integrated circuit assembly which alleviate problems associated with integrated circuit size and performance and include methods for forming multilevel wiring interconnects in an integrated circuit assembly, e.g., forming multilayer metal lines separated by a number of air gaps above a substrate. A silicide layer is formed on the multilayer metal lines, then oxidized. An insulator is deposited to fill interstices created by air gaps between the multilayer metal lines. In one embodiment, forming multilayer metal lines includes a conductor bridge level. In one embodiment, forming a silicide layer on the multilayer metal lines includes using a pyrolysis of silane at a temperature of between 300-500 degrees Celsius. In one embodiment, a metal layer is formed on the oxided silicide layer. The metal layer includes one of Aluminum, Chromium, Titanium, Zirconium and Aluminum oxide.Type: GrantFiled: November 24, 2003Date of Patent: June 27, 2006Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes, Jerome M. Eldridge
-
Patent number: 7068544Abstract: Structures and methods for Flash memory with low tunnel barrier intergate insulators are provided. The non-volatile memory includes a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposing the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by a low tunnel barrier intergate insulator. The low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al2O3, Ta2O5, TiO2, ZrO2, and Nb2O5. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator. And, the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: August 30, 2001Date of Patent: June 27, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge
-
Patent number: 7042043Abstract: Structures and methods for programmable array type logic and/or memory devices with asymmetrical low tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include non-volatile memory which has a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposing the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by an asymmetrical low tunnel barrier intergate insulator. The asymmetrical low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: August 30, 2001Date of Patent: May 9, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 7027328Abstract: Structures and methods for DEAPROM memory with low tunnel barrier intergate insulators are provided. The DEAPROM memory includes a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by a low tunnel barrier intergate insulator having a tunnel barrier of less than 1.5 eV. The low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of NiO, Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, Y2O3, Gd2O3, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator. And, the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: February 27, 2004Date of Patent: April 11, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 6975027Abstract: A multi-chip electronic package comprised of a plurality of integrated circuit chips secured together in a stack formation. The chip stack is hermetically sealed in an enclosure. The enclosure comprises a pressurized, thermally conductive fluid, which is utilized for cooling the enclosed chip stack. A process and structure is proposed that allows for densely-packed, multi-chip electronic packages to be manufactured with improved heat dissipation efficiency, thus improving the performance and reliability of the multi-chip electronic package.Type: GrantFiled: May 7, 2004Date of Patent: December 13, 2005Assignee: Micron Technology, Inc.Inventors: Paul A. Farrar, Jerome M. Eldridge
-
Patent number: 6955968Abstract: Flash memory cells are provided that include a first source/drain region and a second source/drain region separated by a channel region. A first gate opposes. A first gate insulator separates the first gate from the channel. The first gate insulator includes a graded composition gate insulator. A second gate is separated from the first gate insulator by a second gate insulator. The above memory cells produce gate insulators with less charging at the interface between composite insulator layers and provide gate insulators with low surface state densities. The memory cells substantially reduce large barrier heights or energy problems by using dielectrics having suitably, adjustably lower barrier heights in contact with the polysilicon floating gate. Such adjustable barrier heights of controlled thicknesses can be formed using a silicon suboxide and a silicon oxycarbide dielectrics prepared according to the process as described herein.Type: GrantFiled: July 1, 2003Date of Patent: October 18, 2005Assignee: Micron Technology Inc.Inventors: Leonard Forbes, Jerome M. Eldridge
-
Patent number: 6953706Abstract: Manufacturable processes and the resultant structures utilize metal hydride as an internal source of hydrogen to enhance heat removal within semiconductor packages that employ low dielectric constant materials. The use of a metal hydride heated by internal or external sources facilitates pressurizing hydrogen gas or hydrogen-helium gas mixtures within a hermetically-sealed package. The configuration of the metal hydride can include, where needed to generate the pressure required in larger packages, a relatively large area of metal hydride material on at least one or a plurality of hydrogen generation-dedicated chips. Alternatively, the configuration can include at least one or a plurality of relatively small “islands” of metal hydride material on each of at least one or a plurality of integrated circuit-bearing chips.Type: GrantFiled: May 16, 2003Date of Patent: October 11, 2005Assignee: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Paul A. Farrar
-
Patent number: 6952032Abstract: Structures and methods for programmable array type logic and/or memory devices with asymmetrical low tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include non-volatile memory which has a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposing the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by an asymmetrical low tunnel barrier intergate insulator. The asymmetrical low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of Al2O3, Ta2O5, TiO2, Zro2, Nb2O5, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: August 31, 2004Date of Patent: October 4, 2005Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 6935355Abstract: An actuator assembly and method for making and using an actuator assembly. In one embodiment, the assembly includes an actuator body having an actuator channel with a first region and a second region. An actuator is disposed in the actuator channel and is movable when in a flowable state between a first position and a second position. A heater is positioned proximate to the actuator channel to heat the actuator from a solid state to a flowable state. A source of gas or other propellant is positioned proximate to the actuator channel to drive the actuator from the first position to the second position. The actuator has a higher surface tension when engaged with the second region of the channel than when engaged with the first region. Accordingly, the actuator can halt upon reaching the second region of the channel due to the increased surface tension between the actuator and the second region of the channel.Type: GrantFiled: December 16, 2002Date of Patent: August 30, 2005Assignee: Micron Technology, Inc.Inventor: Jerome M. Eldridge
-
Patent number: 6912778Abstract: A full-wafer probe card, a method for making the probe card and a full-wafer testing system are provided. The probe card includes test probes comprising cantilever elements configured and arranged with probe tips in a pattern corresponding to an array of bond pads of semiconductor dice residing on a device wafer. The probe card is desirably fabricated of the same material, such as silicon, as the device wafer to be tested. The cantilever elements may be fabricated from the material of the probe card substrate using known silicon micro-machining techniques including isotropic and anisotropic etching. Additionally, conductive feedthroughs or vias are formed through the probe card to electrically connect the probe tips with conductive pads on an opposing side of the substrate which interface with test contacts of external test circuitry. The conductive feedthroughs may be formed as coaxial structures, which help to minimize stray capacitance and inductance.Type: GrantFiled: July 19, 2001Date of Patent: July 5, 2005Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Jerome M. Eldridge, Leonard Forbes
-
Patent number: 6909171Abstract: A microelectronic device package and method for manufacture. In one embodiment, the device package can include a microelectronic substrate having first and second device features, a conductive link that includes a conductive material extending between the first and second device features, and an external cover or enclosure disposed around at least a portion of the substrate and the conductive link. The package can be filled with a liquid or a pressurized gas to transfer heat away from the conductive link. In one embodiment, the enclosure can have a composition substantially identical to the composition of the conductive links and the enclosure can be formed simultaneously with formation of the conductive link to reduce the number of process steps required to form the microelectronic device package. A sacrificial material can temporarily support the conductive link during manufacture and can subsequently be removed to suspend at least a portion of the conductive link between two points.Type: GrantFiled: November 7, 2003Date of Patent: June 21, 2005Assignee: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Paul A. Farrar
-
Patent number: 6908827Abstract: A method includes forming a material over a substrate, oxidizing the material, and separately from the oxidizing, converting at least a portion of the oxidized material to a perovskite-type crystalline structure. The material can include an alloy material containing at least two metals. The method can further include retarding interdiffusion of the two metals. Such methods exhibit substantial advantage when at least two of the metals exhibit a substantial difference in chemical affinity for oxygen. A passivation layer against carbon and nitrogen reaction can be provided over the material. The passivation layer can be oxidized into a dielectric layer. The perovskite-type material can also be a dielectric layer.Type: GrantFiled: January 29, 2004Date of Patent: June 21, 2005Assignee: Micron Technology, Inc.Inventor: Jerome M. Eldridge