Patents by Inventor Jerome M. Eldridge
Jerome M. Eldridge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6709968Abstract: A microelectronic device package and method for manufacture. In one embodiment, the device package can include a microelectronic substrate having first and second device features, a conductive link that includes a conductive material extending between the first and second device features, and an external cover attached to the substrate and at least partially enclosing the first and second device features and the conductive link. The external cover can have a composition substantially identical to the composition of the conductive links and the external cover can be formed simultaneously with formation of the conductive link to reduce the number of process steps required to form the microelectronic device package. A sacrificial material can temporarily support the conductive link during manufacture and can subsequently be removed to suspend at least a portion of the conductive link between two points.Type: GrantFiled: August 16, 2000Date of Patent: March 23, 2004Assignee: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Paul A. Farrar
-
Patent number: 6686654Abstract: An electronic package comprised of multiple chip stacks attached together to form a single, compact electronic module. The module is hermetically sealed in an enclosure. The enclosure comprises a pressurized, thermally conductive fluid, which is utilized for cooling the enclosed chip stack. A structure that allows for densely-packed, multiple chip stack electronic packages to be manufactured with improved heat dissipation efficiency, thus improving the performance and reliability of the multi-chip electronic packages.Type: GrantFiled: August 31, 2001Date of Patent: February 3, 2004Assignee: Micron Technology, Inc.Inventors: Paul A. Farrar, Jerome M. Eldridge
-
Patent number: 6672325Abstract: An actuator assembly and method for making and using an actuator assembly. In one embodiment, the assembly includes an actuator body having an actuator channel with a first region and a second region. An actuator is disposed in the actuator channel and is movable when in a flowable state between a first position and a second position. A heater is positioned proximate to the actuator channel to heat the actuator from a solid state to a flowable state. A source of gas or other propellant is positioned proximate to the actuator channel to drive the actuator from the first position to the second position. The actuator has a higher surface tension when engaged with the second region of the channel than when engaged with the first region. Accordingly, the actuator can halt upon reaching the second region of the channel due to the increased surface tension between the actuator and the second region of the channel.Type: GrantFiled: December 16, 2002Date of Patent: January 6, 2004Assignee: Micron Technology, Inc.Inventor: Jerome M. Eldridge
-
Patent number: 6674167Abstract: Structures, systems and methods are provide for multilevel wiring interconnects in an integrated circuit assembly which alleviate problems associated with integrated circuit size and performance. The structures, systems and methods of the present invention include a method for forming multilevel wiring interconnects in an integrated circuit assembly. The method includes forming a number of multilayer metal lines separated by a number of air gaps above a substrate. A silicide layer is formed on the number of multilayer metal lines. The silicide layer is oxidized. And, a low dielectric constant insulator is deposited to fill a number of interstices created by the number of air gaps between the number of multilayer metal lines. In one embodiment, forming the number of multilayer metal lines includes a first conductor bridge level. In one embodiment, forming a silicide layer on the number of multilayer metal lines includes using a pyrolysis of silane at a temperature of between 300 and 500 degrees Celsius.Type: GrantFiled: May 31, 2000Date of Patent: January 6, 2004Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes, Jerome M. Eldridge
-
Patent number: 6670719Abstract: A microelectronic device package and method for manufacture. In one embodiment, the device package can include a microelectronic substrate having first and second device features, a conductive link that includes a conductive material extending between the first and second device features, and an external cover or enclosure disposed around at least a portion of the substrate and the conductive link. The package can be filled with a liquid or a pressurized gas to transfer heat away from the conductive link. In one embodiment, the enclosure can have a composition substantially identical to the composition of the conductive links and the enclosure can be formed simultaneously with formation of the conductive link to reduce the number of process steps required to form the microelectronic device package. A sacrificial material can temporarily support the conductive link during manufacture and can subsequently be removed to suspend at least a portion of the conductive link between two points.Type: GrantFiled: June 27, 2001Date of Patent: December 30, 2003Assignee: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Paul A. Farrar
-
Publication number: 20030209702Abstract: Manufacturable processes and the resultant structures utilize metal hydride as an internal source of hydrogen to enhance heat removal within semiconductor packages that employ low dielectric constant materials. The use of a metal hydride heated by internal or external sources facilitates pressurizing hydrogen gas or hydrogen-helium gas mixtures within a hermetically-sealed package. The configuration of the metal hydride can include, where needed to generate the pressure required in larger packages, a relatively large area of metal hydride material on at least one or a plurality of hydrogen generation-dedicated chips. Alternatively, the configuration can include at least one or a plurality of relatively small “islands” of metal hydride material on each of at least one or a plurality of integrated circuit-bearing chips.Type: ApplicationFiled: May 16, 2003Publication date: November 13, 2003Inventors: Jerome M. Eldridge, Paul A. Farrar
-
Patent number: 6639267Abstract: A capacitor construction includes an inner electrode, an inner dielectric layer over the inner electrode, an outer dielectric layer over the inner dielectric layer, and an outer electrode over the outer dielectric layer. The inner dielectric layer can include an oxidized alloy of at least two metals in a perovskite-type crystalline structure. The outer dielectric layer can include an oxide of a material wherein the material exhibits passivation against carbon and nitrogen reaction. As an example, the capacitor construction can further include a middle dielectric layer between the inner and outer dielectric layers. The middle dielectric layer can include an oxidized alloy of at least two metals in a perovskite-type crystalline structure.Type: GrantFiled: July 29, 2002Date of Patent: October 28, 2003Assignee: Micron Technology, Inc.Inventor: Jerome M. Eldridge
-
Patent number: 6614092Abstract: A microelectronic device package and method for manufacture. In one embodiment, the device package can include a microelectronic substrate having first and second device features, a conductive link that includes a conductive material extending between the first and second device features, and an external cover attached to the substrate and at least partially enclosing the first and second device features and the conductive link. The external cover can have a composition substantially identical to the composition of the conductive links and the external cover can be formed simultaneously with formation of the conductive link to reduce the number of process steps required to form the microelectronic device package. A sacrificial material can temporarily support the conductive link during manufacture and can subsequently be removed to suspend at least a portion of the conductive link between two points.Type: GrantFiled: August 10, 2001Date of Patent: September 2, 2003Assignee: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Paul A. Farrar
-
Patent number: 6586797Abstract: Flash memory cells are provided that include a first source/drain region and a second source/drain region separated by a channel region. A first gate opposes. A first gate insulator separates the first gate from the channel. The first gate insulator includes a graded composition gate insulator. A second gate is separated from the first gate insulator by a second gate insulator. The above memory cells produce gate insulators with less charging at the interface between composite insulator layers and provide gate insulators with low surface state densities. The memory cells substantially reduce large barrier heights or energy problems by using dielectrics having suitably, adjustably lower barrier heights in contact with the polysilicon floating gate. Such adjustable barrier heights of controlled thicknesses can be formed using a silicon suboxide and a silicon oxycarbide dielectrics prepared according to the process as described herein.Type: GrantFiled: August 30, 2001Date of Patent: July 1, 2003Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge
-
Publication number: 20030089866Abstract: An actuator assembly and method for making and using an actuator assembly. In one embodiment, the assembly includes an actuator body having an actuator channel with a first region and a second region. An actuator is disposed in the actuator channel and is movable when in a flowable state between a first position and a second position. A heater is positioned proximate to the actuator channel to heat the actuator from a solid state to a flowable state. A source of gas or other propellant is positioned proximate to the actuator channel to drive the actuator from the first position to the second position. The actuator has a higher surface tension when engaged with the second region of the channel than when engaged with the first region. Accordingly, the actuator can halt upon reaching the second region of the channel due to the increased surface tension between the actuator and the second region of the channel.Type: ApplicationFiled: December 16, 2002Publication date: May 15, 2003Inventor: Jerome M. Eldridge
-
Publication number: 20030089865Abstract: An actuator assembly and method for making and using an actuator assembly. In one embodiment, the assembly includes an actuator body having an actuator channel with a first region and a second region. An actuator is disposed in the actuator channel and is movable when in a flowable state between a first position and a second position. A heater is positioned proximate to the actuator channel to heat the actuator from a solid state to a flowable state. A source of gas or other propellant is positioned proximate to the actuator channel to drive the actuator from the first position to the second position. The actuator has a higher surface tension when engaged with the second region of the channel than when engaged with the first region. Accordingly, the actuator can halt upon reaching the second region of the channel due to the increased surface tension between the actuator and the second region of the channel.Type: ApplicationFiled: December 16, 2002Publication date: May 15, 2003Inventor: Jerome M. Eldridge
-
Patent number: 6561479Abstract: An actuator assembly and method for making and using an actuator assembly. In one embodiment, the assembly includes an actuator body having an actuator channel with a first region and a second region. An actuator is disposed in the actuator channel and is movable when in a flowable state between a first position and a second position. A heater is positioned proximate to the actuator channel to heat the actuator from a solid state to a flowable state. A source of gas or other propellant is positioned proximate to the actuator channel to drive the actuator from the first position to the second position. The actuator has a higher surface tension when engaged with the second region of the channel than when engaged with the first region. Accordingly, the actuator can halt upon reaching the second region of the channel due to the increased surface tension between the actuator and the second region of the channel.Type: GrantFiled: August 23, 2000Date of Patent: May 13, 2003Assignee: Micron Technology, Inc.Inventor: Jerome M. Eldridge
-
Publication number: 20030048666Abstract: Structures and methods for programmable array type logic and/or memory devices with graded composition metal oxide tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include a floating gate transistor. The floating gate has a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate and is separated from the floating gate by a compositionally graded mixed metal oxide tunnel barrier intergate insulator.Type: ApplicationFiled: June 21, 2002Publication date: March 13, 2003Applicant: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Kie Y. Ahn, Leonard Forbes
-
Publication number: 20030049900Abstract: Structures and methods for Flash memory which reduce the tunneling time to speed up storage and retrieval of data in memory devices are provided. The flash memory cell includes a first source/drain region and a second source/drain region separated by a channel region. A first gate opposes. A first gate insulator separates the first gate from the channel. The first gate insulator includes a graded composition gate insulator. A second gate is separated from the first gate insulator by a second gate insulator. The above structures and methods produce gate insulators with less charging at the interface between composite insulator layers and provide gate insulators with low surface state densities. The systems and methods substantially reduce large barrier heights or energy problems by using dielectrics having suitably, adjustably lower barrier heights in contact with the polysilicon floating gate.Type: ApplicationFiled: August 30, 2001Publication date: March 13, 2003Applicant: Micron Technology Inc.Inventors: Leonard Forbes, Jerome M. Eldridge
-
Publication number: 20030049901Abstract: A method includes forming a material over a substrate, oxidizing the material, and separately from the oxidizing, converting at least a portion of the oxidized material to a perovskite-type crystalline structure. The material can include an alloy material containing at least two metals. The method can further include retarding interdiffusion of the two metals. Such methods exhibit substantial advantage when at least two of the metals exhibit a substantial difference in chemical affinity for oxygen. A passivation layer against carbon and nitrogen reaction can be provided over the material. The passivation layer can be oxidized into a dielectric layer. The perovskite-type material can also be a dielectric layer.Type: ApplicationFiled: July 29, 2002Publication date: March 13, 2003Inventor: Jerome M. Eldridge
-
Publication number: 20030043630Abstract: Structures and methods for DEAPROM memory with low tunnel barrier intergate insulators are provided. The DEAPROM memory includes a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by a low tunnel barrier intergate insulator having a tunnel barrier of less than 1.5 eV. The low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of NiO, Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, Y2O3, Gd2O3, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator. And, the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: ApplicationFiled: August 30, 2001Publication date: March 6, 2003Applicant: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Publication number: 20030042153Abstract: An electronic package comprised of multiple chip stacks attached together to form a single, compact electronic module. The module is hermetically sealed in an enclosure. The enclosure comprises a pressurized, thermally conductive fluid, which is utilized for cooling the enclosed chip stack. A structure that allows for densely-packed, multiple chip stack electronic packages to be manufactured with improved heat dissipation efficiency, thus improving the performance and reliability of the multi-chip electronic packages.Type: ApplicationFiled: August 31, 2001Publication date: March 6, 2003Inventors: Paul A. Farrar, Jerome M. Eldridge
-
Publication number: 20030043637Abstract: Structures and methods for Flash memory with low tunnel barrier intergate insulators are provided. The non-volatile memory includes a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposing the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by a low tunnel barrier intergate insulator. The low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al2O3, Ta2O5, TiO2, ZrO2, and Nb2O5. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator. And, the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: ApplicationFiled: August 30, 2001Publication date: March 6, 2003Applicant: Micron Technology, IncInventors: Leonard Forbes, Jerome M. Eldridge
-
Publication number: 20030045082Abstract: Structures and methods for programmable array type logic and/or memory devices with asymmetrical low tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include non-volatile memory which has a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposing the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by an asymmetrical low tunnel barrier intergate insulator formed by atomic layer deposition. The asymmetrical low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3.Type: ApplicationFiled: February 20, 2002Publication date: March 6, 2003Applicant: Micron Technology, Inc.Inventors: Jerome M. Eldridge, Kie Y. Ahn, Leonard Forbes
-
Publication number: 20030042527Abstract: Structures and methods for programmable array type logic and/or memory devices with asymmetrical low tunnel barrier intergate insulators are provided. The programmable array type logic and/or memory devices include non-volatile memory which has a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposing the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by an asymmetrical low tunnel barrier intergate insulator. The asymmetrical low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: ApplicationFiled: August 30, 2001Publication date: March 6, 2003Applicant: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn