Patents by Inventor Lijuan Zhang
Lijuan Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9123726Abstract: A method of forming a wiring structure for an integrated circuit device includes forming a first metal line within an interlevel dielectric (ILD) layer, and forming a second metal line in the ILD layer adjacent the first metal line; masking selected regions of the first and second metal lines; selectively plating metal cap regions over exposed regions of the first and second metal lines at periodic intervals such that a spacing between adjacent metal cap regions of an individual metal line corresponds to a critical length, L, at which a back stress gradient balances an electromigration force in the individual metal line, so as to suppress mass transport of electrons; and wherein the metal cap regions of the first metal line are formed at staggered locations with respect to the metal cap regions of the second metal line, along a common longitudinal axis.Type: GrantFiled: August 12, 2013Date of Patent: September 1, 2015Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Publication number: 20150235944Abstract: A through-silicon-via (TSV) structure is formed within a trench located within a semiconductor structure. The TSV structure may include a first electrically conductive liner layer located on an outer surface of the trench and a first electrically conductive structure located on the first electrically conductive liner layer, whereby the first electrically conductive structure partially fills the trench. A second electrically conductive liner layer is located on the first electrically conductive structure, a dielectric layer is located on the second electrically conductive liner layer, while a third electrically conductive liner layer is located on the dielectric layer. A second electrically conductive structure is located on the third electrically conductive liner layer, whereby the second electrically conductive structure fills a remaining opening of the trench.Type: ApplicationFiled: February 17, 2014Publication date: August 20, 2015Applicant: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Shahab Siddiqui, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 9105637Abstract: A method including a first interconnect level including a first electrode embedded in a first dielectric layer, a top surface of the first electrode is substantially flush with a top surface of the first dielectric layer, a second interconnect level including a via embedded in a second dielectric layer above the first dielectric layer, a third dielectric layer in direct contact with and separating the first dielectric layer and the second dielectric layer, an entire top surface of the first electrode is in direct physical contact with a bottom surface of the third dielectric layer, and an interface between the first dielectric layer and the third dielectric layer extending from the top surface of the first electrode to the via, the interface including a length less than a minimum width of the via, a bottom surface of the via is in direct physical contact with the first dielectric layer.Type: GrantFiled: May 18, 2012Date of Patent: August 11, 2015Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Naftali Lustig, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 9082781Abstract: A semiconductor article which includes a semiconductor base portion including a semiconductor material; a back end of the line (BEOL) wiring portion on the semiconductor base portion and comprising a plurality of wiring layers having metallic wiring and insulating material, said BEOL wiring portion excluding a semiconductor material; and a guard ring in the BEOL wiring portion and surrounding a structure in the semiconductor chip, the guard ring having a zig-zag configuration.Type: GrantFiled: October 3, 2013Date of Patent: July 14, 2015Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Xiao Hu Liu, Thomas M. shaw, Ping-Chuan Wang, Bucknell C. Webb, Lijuan Zhang
-
Patent number: 9059173Abstract: An electronic fuse structure having an Mx level including an Mx dielectric, a fuse line, an Mx cap dielectric above at least a portion of the Mx dielectric, and a modified portion of the Mx cap dielectric directly above at least a portion of the fuse line, where the modified portion of the Mx cap dielectric is chemically different from the remainder of the Mx cap dielectric, an Mx+1 level including an Mx+1 dielectric, a first Mx+1 metal, an Mx+1 cap dielectric above of the Mx+1 dielectric and the first Mx+1 metal, where the Mx+1 level is above the Mx level, and a first via electrically connecting the fuse line to the first Mx+1 metal.Type: GrantFiled: October 7, 2014Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, John A. Fitzsimmons, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 9059166Abstract: An electronic interconnect structure having a hybridized metal structure near regions of high operating temperature on an integrated circuit, and methods of making the same. The hybridized metal structure features at least two different metals in a single metallization level. The first metal is in a region of high operating temperature and the second region is in a region of normal operating temperatures. In a preferred embodiment the first metal includes aluminum and is in a first level metallization over an active area of the device while the second metal includes copper. In some embodiments, the first and second metals are not in direct physical contact. In other embodiments the first and second metals physically contact each other. In a preferred embodiment, a top surface of the first metal is not co-planar with a top surface of the second metal, despite being in the same metallization level.Type: GrantFiled: May 9, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 9059170Abstract: An electronic fuse structure including an Mx level comprising an Mx metal, and an Mx+1 level above the Mx level, the Mx+1 level including an Mx+1 metal and a via electrically connecting the Mx metal to the Mx+1 metal in a vertical orientation, where the Mx+1 metal comprises a thick portion and a thin portion, and where the Mx metal, the Mx+1 metal, and the via are substantially filled with a conductive material.Type: GrantFiled: February 6, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Junjing Bao, Griselda Bonilla, Samuel S. Choi, Ronald G. Filippi, Wai-Kin Li, Erdem Kaltalioglu, Naftali E. Lustig, Andrew H. Simon, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 9054108Abstract: A method and structure for preventing integrated circuit failure due to electromigration and time dependent dielectric breakdown is disclosed. A randomly patterned metal cap layer is selectively formed on the metal interconnect lines (typically copper (Cu)) with an interspace distance between metal cap segments that is less than the critical length (for short-length effects). Since the diffusivity is lower for the Cu/metal cap interface than for the Cu/dielectric cap interface, the region with a metal cap serves as a diffusion barrier.Type: GrantFiled: August 21, 2014Date of Patent: June 9, 2015Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Wai-Kin Li, Ping-Chuan Wang, Lijuan Zhang
-
Publication number: 20150115459Abstract: The present disclosure generally provides for an integrated circuit (IC) structure with a TSV, and methods of manufacturing the IC structure and the TSV. An IC structure according to embodiments of the present invention may include a through-semiconductor via (TSV) embedded within a substrate, the TSV having an axial end; and a metal cap contacting the axial end of the TSV, wherein the metal cap has a greater electrical resistivity than the TSV.Type: ApplicationFiled: October 29, 2013Publication date: April 30, 2015Applicant: International Business Machines CorporatInventors: Fen Chen, Andrew T. Kim, Minhua Lu, Timothy D. Sullivan, Ping-Chuan Wang, Lijuan Zhang
-
Publication number: 20150115460Abstract: The present disclosure generally provides for integrated circuit (IC) structures with through-semiconductor vias (TSV). In an embodiment, an IC structure may include a through-semiconductor via (TSV) embedded in a substrate, the TSV having a cap; a dielectric layer adjacent to the substrate; a metal layer adjacent to the dielectric layer; a plurality of vias each embedded within the dielectric layer and coupling the metal layer to the cap of the TSV at respective contact points, wherein the plurality of vias is configured to create a substantially uniform current density throughout the TSV.Type: ApplicationFiled: October 29, 2013Publication date: April 30, 2015Applicant: International Business Machines CorporationInventors: Fen Chen, Minhua Lu, Timothy D. Sullivan, Ping-Chuan Wang, Lijuan Zhang
-
Publication number: 20150097297Abstract: A semiconductor article which includes a semiconductor base portion including a semiconductor material; a back end of the line (BEOL) wiring portion on the semiconductor base portion and comprising a plurality of wiring layers having metallic wiring and insulating material, said BEOL wiring portion excluding a semiconductor material; and a guard ring in the BEOL wiring portion and surrounding a structure in the semiconductor chip, the guard ring having a zig-zag configuration.Type: ApplicationFiled: October 3, 2013Publication date: April 9, 2015Applicant: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Xiao Hu Liu, Thomas M. Shaw, Ping-Chuan Wang, Bucknell C. Webb, Lijuan Zhang
-
Publication number: 20150094270Abstract: Short biologically active tetrapeptides are disclosed that are comprised of the sequences GxxG and PxxP where G (glycine) and P (proline) are maintained and x is a variable amino acid. The peptides can be used singly or in combination to stimulate production of extracellular matrix proteins in skin. A rapid, low-cost method of producing heterogenous formulations of tetrapeptides is disclosed.Type: ApplicationFiled: November 3, 2014Publication date: April 2, 2015Applicant: HELIX BIOMEDIX, INC.Inventors: Scott M. Harris, Timothy J. Falla, Lijuan Zhang
-
Publication number: 20150080291Abstract: Disclosed are peptides having biological and therapeutic activity. Particularly disclosed are lipidated di- or tri-peptides analogs of KPV or KdPT that exhibit antimicrobial activity. In particular, the peptides of this invention provide enhanced anti-microbial activity over the base tri-peptides, lysine-proline-valine and lysine-d-proline-tyrosine. The disclosed peptides have the general formula of C12-18 lipid-KXZ-NH2i wherein K is lysine; X is proline, d-proline, histidine or arginine; Z is optional and if present Z is valine, threonine, alanine or leucine; and the terminal COOH is NH2 amidated. The C12-18 lipid is preferably the lipid moiety of lauric acid (C12), myristic acid (C14), pentadecanoic acid (C15), palmitic acid (C16), or stearic acid (C18). The invention is further related to methods of using of these peptides to treat various insults, inflammations or bacterial infections affecting the skin and other related mucosal body surfaces such as the oral cavity.Type: ApplicationFiled: March 7, 2013Publication date: March 19, 2015Inventors: Lijuan Zhang, Robin Carmichael
-
Patent number: 8962798Abstract: Short biologically active tetrapeptides are disclosed that are comprised of the sequences GxxG and PxxP where G (glycine) and P (proline) are maintained and x is a variable amino acid. The peptides can be used singly or in combination to stimulate production of extracellular matrix proteins in skin. A rapid, low-cost method of producing heterogenous formulations of tetrapeptides is disclosed.Type: GrantFiled: August 7, 2013Date of Patent: February 24, 2015Assignee: Helix BioMedix, Inc.Inventors: Scott M. Harris, Timothy J. Falla, Lijuan Zhang
-
Publication number: 20150028484Abstract: A method and structure for preventing integrated circuit failure due to electromigration and time dependent dielectric breakdown is disclosed. A randomly patterned metal cap layer is selectively formed on the metal interconnect lines (typically copper (Cu)) with an interspace distance between metal cap segments that is less than the critical length (for short-length effects). Since the diffusivity is lower for the Cu/metal cap interface than for the Cu/dielectric cap interface, the region with a metal cap serves as a diffusion barrier.Type: ApplicationFiled: August 21, 2014Publication date: January 29, 2015Inventors: Ronald G. Filippi, Erdem Kaltalioglu, Wai-Kin Li, Ping-Chuan Wang, Lijuan Zhang
-
Publication number: 20150021736Abstract: An electronic fuse structure having an Mx level including an Mx dielectric, a fuse line, an Mx cap dielectric above at least a portion of the Mx dielectric, and a modified portion of the Mx cap dielectric directly above at least a portion of the fuse line, where the modified portion of the Mx cap dielectric is chemically different from the remainder of the Mx cap dielectric, an Mx+1 level including an Mx+1 dielectric, a first Mx+1 metal, an Mx+1 cap dielectric above of the Mx+1 dielectric and the first Mx+1 metal, where the Mx+1 level is above the Mx level, and a first via electrically connecting the fuse line to the first Mx+1 metal.Type: ApplicationFiled: October 7, 2014Publication date: January 22, 2015Inventors: Ronald G. Filippi, John A. Fitzsimmons, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 8906799Abstract: A method and structure for preventing integrated circuit failure due to electromigration and time dependent dielectric breakdown is disclosed. A randomly patterned metal cap layer is selectively formed on the metal interconnect lines (typically copper (Cu)) with an interspace distance between metal cap segments that is less than the critical length (for short-length effects). Since the diffusivity is lower for the Cu/metal cap interface than for the Cu/dielectric cap interface, the region with a metal cap serves as a diffusion barrier.Type: GrantFiled: July 29, 2013Date of Patent: December 9, 2014Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Wai-Kin Li, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 8889491Abstract: An electronic fuse structure having an Mx level including an Mx dielectric, a fuse line, an Mx cap dielectric above at least a portion of the Mx dielectric, and a modified portion of the Mx cap dielectric directly above at least a portion of the fuse line, where the modified portion of the Mx cap dielectric is chemically different from the remainder of the Mx cap dielectric, an Mx+1 level including an Mx+1 dielectric, a first Mx+1 metal, an Mx+1 cap dielectric above of the Mx+1 dielectric and the first Mx+1 metal, where the Mx+1 level is above the Mx level, and a first via electrically connecting the fuse line to the first Mx+1 metal.Type: GrantFiled: January 28, 2013Date of Patent: November 18, 2014Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, John A. Fitzsimmons, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Publication number: 20140332963Abstract: An electronic interconnect structure having a hybridized metal structure near regions of high operating temperature on an integrated circuit, and methods of making the same. The hybridized metal structure features at least two different metals in a single metallization level. The first metal is in a region of high operating temperature and the second region is in a region of normal operating temperatures. In a preferred embodiment the first metal includes aluminum and is in a first level metallization over an active area of the device while the second metal includes copper. In some embodiments, the first and second metals are not in direct physical contact. In other embodiments the first and second metals physically contact each other. In a preferred embodiment, a top surface of the first metal is not co-planar with a top surface of the second metal, despite being in the same metallization level.Type: ApplicationFiled: May 9, 2013Publication date: November 13, 2014Applicant: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Publication number: 20140332923Abstract: An e-fuse structure including a fuse link having a first region made of a first conductor and a second region made of a second conductor. The first conductor and the second conductor are in the same wiring level. The first conductor has a higher electrical resistance than the second conductor. The first conductor has a higher resistance to electromigration than the second conductor. The first region and the second region have a common width. The length of the first region is longer than the length of the second region.Type: ApplicationFiled: September 12, 2013Publication date: November 13, 2014Applicant: International Business Machines CorporationInventors: Ronald G. Filippi, Erdem Kaltalioglu, Andrew T. Kim, Ping-Chuan Wang, Lijuan Zhang