Patents by Inventor Nikolaus Klemmer
Nikolaus Klemmer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240154574Abstract: A Doherty amplifier system (10) is disclosed having a carrier amplifier (12) with a carrier drain bias input (14), and a peak amplifier (24) having a peak drain bias input (26), and a peak gate bias input (28). Also included is a programmable bias controller (40) having a data interface configured to receive peak-to-average power ratio (PAPR) data associated with a basestation. The programmable bias controller (40) further includes a processor (46) coupled to the data interface and configured, in response to the PAPR data, to determine and apply bias levels to the carrier drain bias input (14), the peak drain bias input (26), and the peak gate bias input (28) to provide an amplifier efficiency between 30% and 78.5%.Type: ApplicationFiled: November 3, 2021Publication date: May 9, 2024Inventors: Joel Lawrence Dawson, Gangadhar Burra, Mark Briffa, Jeffrey Gengler, Nikolaus Klemmer
-
Publication number: 20230318179Abstract: A reactance cancelling radio frequency (RF) circuit array is disclosed. The reactance cancelling RF circuit array includes multiple RF circuits each coupled to one or two adjacent RF circuits by one or two pairs of coupling mediums each having a respective length less than one-quarter wavelength. In one aspect, an RF input signal is first split across the RF circuits and then combined to form an RF output signal. As a result, each RF circuit requires a lower power handling capability to process a portion of the RF input signal. In another aspect, each pair of the coupling mediums can cause reactance cancellation in each reactance-cancelling pair of the RF circuits. By coupling the RF circuits via the coupling mediums and enabling splitting-combining among the RF circuits, it is possible to miniaturize the reactance cancelling RF circuit array for improved performance across a wide frequency spectrum.Type: ApplicationFiled: May 4, 2023Publication date: October 5, 2023Inventors: Kelly M. Lear, Nikolaus Klemmer, Jeffery Galipeau
-
Publication number: 20230261614Abstract: A load-modulated amplifier system is disclosed having a main amplifier with drain or collector voltage bias input, and an auxiliary amplifier having a static drain or collector voltage bias input. Also disclosed is a programmable voltage bias controller having a data interface configured to receive operating traffic level data symbol data associated with a basestation. The programmable bias controller further includes a processor coupled to the data interface and configured, in response to the traffic or symbol data, to determine and apply bias levels to the carrier drain or collector bias input and the auxiliary drain or collector bias input and to provide an amplifier efficiency theoretically between 60% and 78.5% over the low traffic operation zone ?9 dB to ?15 dB backed off from amplifier peak power.Type: ApplicationFiled: November 16, 2022Publication date: August 17, 2023Inventors: Matthew Poulton, Jeffrey Gengler, Donald F. Kimball, Mark Briffa, Nikolaus Klemmer, Gangadhar Burra
-
Patent number: 11705633Abstract: A reactance cancelling radio frequency (RF) circuit array is disclosed. The reactance cancelling RF circuit array includes multiple RF circuits each coupled to one or two adjacent RF circuits by one or two pairs of coupling mediums each having a respective length less than one-quarter wavelength. In one aspect, an RF input signal is first split across the RF circuits and then combined to form an RF output signal. As a result, each RF circuit requires a lower power handling capability to process a portion of the RF input signal. In another aspect, each pair of the coupling mediums can cause reactance cancellation in each reactance-cancelling pair of the RF circuits. By coupling the RF circuits via the coupling mediums and enabling splitting-combining among the RF circuits, it is possible to miniaturize the reactance cancelling RF circuit array for improved performance across a wide frequency spectrum.Type: GrantFiled: December 15, 2021Date of Patent: July 18, 2023Assignee: Qorvo US, Inc.Inventors: Kelly M. Lear, Jeffery Galipeau, Nikolaus Klemmer
-
Publication number: 20230187826Abstract: A reactance cancelling radio frequency (RF) circuit array is disclosed. The reactance cancelling RF circuit array includes multiple RF circuits each coupled to one or two adjacent RF circuits by one or two pairs of coupling mediums each having a respective length less than one-quarter wavelength. In one aspect, an RF input signal is first split across the RF circuits and then combined to form an RF output signal. As a result, each RF circuit requires a lower power handling capability to process a portion of the RF input signal. In another aspect, each pair of the coupling mediums can cause reactance cancellation in each reactance-cancelling pair of the RF circuits. By coupling the RF circuits via the coupling mediums and enabling splitting-combining among the RF circuits, it is possible to miniaturize the reactance cancelling RF circuit array for improved performance across a wide frequency spectrum.Type: ApplicationFiled: December 15, 2021Publication date: June 15, 2023Inventors: Kelly M. Lear, Jeffery Galipeau, Nikolaus Klemmer
-
Patent number: 11569575Abstract: A transceiver for low-complexity beam steering. The transceiver has a first antenna array including a first sub-aperture with a first native beam steering angle and a second antenna array including a second sub-aperture with a second native beam steering angle different than the first native beam steering angle. The first antenna array and the second antenna array are arranged in the transceiver such that the first sub-aperture is combinable with the second sub-aperture to form a combined aperture when the first antenna array and the second antenna array are excited.Type: GrantFiled: November 7, 2019Date of Patent: January 31, 2023Assignee: Samsung Electronics Co., Ltd.Inventor: Nikolaus Klemmer
-
Publication number: 20220302888Abstract: A power amplifier with a quasi-static drain voltage adjustment is provided that has a transistor that is made from Gallium Nitride (GaN). In an exemplary aspect, the transistor is a field-effect transistor (FET) having a source, gate, and drain. The transistor is tested for process variations. Based on detected process variations, a microcontroller may raise a drain voltage to increase output power capability.Type: ApplicationFiled: September 29, 2021Publication date: September 22, 2022Inventors: Joel Lawrence Dawson, Gangadhar Burra, Frederick L. Martin, Mark Briffa, Rached Hajjii, Amin Shahverdi, Elias Reese, Nikolaus Klemmer, Jeff Gengler
-
Patent number: 11296691Abstract: A power-on-reset (POR) circuit for CMOS logic is operable to transition between a POR_active state and a POR_inactive state and can include: (a) VDD/VT threshold circuitry to provide a Vtp_threshold voltage based on input Vdd and PMOS Vtp, and a Vtn_threshold voltage based on input Vdd and NMOS Vtn; (b) POR transition detect circuitry to provide a POR_transition signal (active/inactive) based on a function (Vtp, Vtn), which is a function of Vtp_threshold and Vtn_threshold; and (c) POR transition control circuitry to provide the POR_state signal (active/inactive) based on the POR_transition signal. For a POR out-of-reset transition, the POR transition detect circuitry to switch the POR_transition signal inactive based on the function (Vtp, Vtn) corresponding to the POR_inactive state, and the POR transition control circuitry, responsive to the POR_transition signal switching to inactive, to initiate a POR out-of-reset delay period, and to signal the POR_inactive state after the POR out-of-reset delay period.Type: GrantFiled: May 5, 2020Date of Patent: April 5, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Amneh Mohammad Akour, Nikolaus Klemmer
-
Patent number: 11265191Abstract: An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.Type: GrantFiled: July 31, 2020Date of Patent: March 1, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti, Tarkesh Pande
-
Patent number: 11196596Abstract: An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.Type: GrantFiled: September 11, 2020Date of Patent: December 7, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti, Tarkesh Pande
-
Publication number: 20210344313Abstract: A digital compensation system for a radio frequency (RF) power amplifier module is disclosed. The digital compensation system includes an RF power amplifier having a first input, a first output, and a first bias input, wherein the RF power amplifier is configured to receive an RF signal at the first input and generate an amplified version of the RF signal at the first output. The digital compensation system also includes compensation circuitry coupled between the first input and the first output and a bias output coupled to the RF power amplifier, wherein the compensation circuitry is configured, in response to the RF signal, to generate or adjust a bias signal at the first bias input to correct dynamic bias errors caused by amplification variations that have time constants.Type: ApplicationFiled: April 30, 2021Publication date: November 4, 2021Inventors: Frederick L. Martin, Gangadhar Burra, Nikolaus Klemmer, Paul Edward Gorday, Bror Peterson
-
Patent number: 11031978Abstract: A mobile electronic device includes a plurality of radio frequency (RF) antennas and a processor. RF antennas are configured to transmit (TX) or receive (RX) a RF signal. The processor is configured to configure one RF antenna, among the plurality of RF antenna, as a TX antenna and remaining RF antennas as RX antennas, cause the TX antenna to transmit the RF signal, cause the RX antennas to receive portions of the RF signal, the portions reflected from an object, calculate each of flight times of the RF signal with respect to each of the RX antennas, and identify a location of the object based on each of flight times of the RF signal, wherein each of the plurality of RF antennas is reconfigurable as the TX antenna or the RX antennas. A method for operating a mobile device is also provided.Type: GrantFiled: May 6, 2019Date of Patent: June 8, 2021Assignee: Samsung Electronics Co., Ltd.Inventor: Nikolaus Klemmer
-
Patent number: 10931488Abstract: A front-end receiver includes a first mixer of a first channel, a second mixer of a second channel, and a switching circuit that is configured to select the first mixer or the second mixer during a particular time period. Upon being selected, one of the first mixer or the second mixer is configured to deliver a down-converted signal that down-converts a respective RF signal of either the first or second reception channel. As the tasks of down-conversion and multiplexing are combined at the mixer level, the first and second reception channels may share a baseband circuit while being able to provide a well-balanced metrics of channel isolation, low noise figure, and linearity.Type: GrantFiled: July 28, 2015Date of Patent: February 23, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Satish V. Uppathil, Nikolaus Klemmer, Fikret Dulger
-
Publication number: 20200412588Abstract: An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.Type: ApplicationFiled: September 11, 2020Publication date: December 31, 2020Inventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti, Tarkesh Pande
-
Publication number: 20200366540Abstract: An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.Type: ApplicationFiled: July 31, 2020Publication date: November 19, 2020Inventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti, Tarkesh Pande
-
Publication number: 20200358182Abstract: A transceiver for low-complexity beam steering. The transceiver has a first antenna array including a first sub-aperture with a first native beam steering angle and a second antenna array including a second sub-aperture with a second native beam steering angle different than the first native beam steering angle. The first antenna array and the second antenna array are arranged in the transceiver such that the first sub-aperture is combinable with the second sub-aperture to form a combined aperture when the first antenna array and the second antenna array are excited.Type: ApplicationFiled: November 7, 2019Publication date: November 12, 2020Inventor: Nikolaus Klemmer
-
Patent number: 10797921Abstract: A threshold computation circuit includes an input circuit, a maximum filter circuit, a minimum filter circuit, and a calculating circuit. The input circuit receives a discrete frequency signal from a digital filtering circuit. The discrete frequency signal is based on an S-FSK waveform received by an S-FSK receiver associated with the digital filtering circuit. The discrete frequency signal is representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. The maximum filter circuit adjusts a maximum amplitude parameter based on the discrete frequency signal and a predetermined threshold. The minimum filter circuit adjusts a minimum amplitude parameter based on the discrete frequency signal and the predetermined threshold. The calculating circuit adapts the predetermined threshold for a next data frame based on the maximum and minimum amplitude parameters. An integrated circuit and a method for computing the threshold are also disclosed.Type: GrantFiled: June 24, 2019Date of Patent: October 6, 2020Assignee: Texas Instruments IncorporatedInventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti
-
Patent number: 10778482Abstract: An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.Type: GrantFiled: July 18, 2019Date of Patent: September 15, 2020Assignee: Texas Instruments IncorporatedInventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti, Tarkesh Pande
-
Publication number: 20200266814Abstract: A power-on-reset (POR) circuit for CMOS logic is operable to transition between a POR_active state and a POR_inactive state and can include: (a) VDD/VT threshold circuitry to provide a Vtp_threshold voltage based on input Vdd and PMOS Vtp, and a Vtn_threshold voltage based on input Vdd and NMOS Vtn; (b) POR transition detect circuitry to provide a POR_transition signal (active/inactive) based on a function(Vtp,Vtn), which is a function of Vtp_threshold and Vtn_threshold; and (c) POR transition control circuitry to provide the POR_state signal (active/inactive) based on the POR_transition signal. For a POR out-of-reset transition, the POR transition detect circuitry to switch the POR_transition signal inactive based on the function (Vtp,Vtn) corresponding to the POR_inactive state, and the POR transition control circuitry, responsive to the POR_transition signal switching to inactive, to initiate a POR out-of-reset delay period, and to signal the POR_inactive state after the POR out-of-reset delay period.Type: ApplicationFiled: May 5, 2020Publication date: August 20, 2020Inventors: Amneh Mohammad Akour, Nikolaus Klemmer
-
Publication number: 20200259690Abstract: A threshold computation circuit includes an input circuit, a maximum filter circuit, a minimum filter circuit, and a calculating circuit. The input circuit receives a discrete frequency signal from a digital filtering circuit. The discrete frequency signal is based on an S-FSK waveform received by an S-FSK receiver associated with the digital filtering circuit. The discrete frequency signal is representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. The maximum filter circuit adjusts a maximum amplitude parameter based on the discrete frequency signal and a predetermined threshold. The minimum filter circuit adjusts a minimum amplitude parameter based on the discrete frequency signal and the predetermined threshold. The calculating circuit adapts the predetermined threshold for a next data frame based on the maximum and minimum amplitude parameters. An integrated circuit and a method for computing the threshold are also disclosed.Type: ApplicationFiled: June 24, 2019Publication date: August 13, 2020Inventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti