Patents by Inventor Nikolaus Klemmer
Nikolaus Klemmer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200266814Abstract: A power-on-reset (POR) circuit for CMOS logic is operable to transition between a POR_active state and a POR_inactive state and can include: (a) VDD/VT threshold circuitry to provide a Vtp_threshold voltage based on input Vdd and PMOS Vtp, and a Vtn_threshold voltage based on input Vdd and NMOS Vtn; (b) POR transition detect circuitry to provide a POR_transition signal (active/inactive) based on a function(Vtp,Vtn), which is a function of Vtp_threshold and Vtn_threshold; and (c) POR transition control circuitry to provide the POR_state signal (active/inactive) based on the POR_transition signal. For a POR out-of-reset transition, the POR transition detect circuitry to switch the POR_transition signal inactive based on the function (Vtp,Vtn) corresponding to the POR_inactive state, and the POR transition control circuitry, responsive to the POR_transition signal switching to inactive, to initiate a POR out-of-reset delay period, and to signal the POR_inactive state after the POR out-of-reset delay period.Type: ApplicationFiled: May 5, 2020Publication date: August 20, 2020Inventors: Amneh Mohammad Akour, Nikolaus Klemmer
-
Publication number: 20200259687Abstract: An integrated circuit includes a bit slicing circuit with a processing circuit. The processing circuit receives discrete frequency power estimates based on an S-FSK waveform received by an S-FSK receiver associated with the bit slicing circuit. The discrete frequency power estimates are representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. Each data frame including at least one word. Each word includes bit periods. The processing circuit receives SNR parameters that represent a dynamic SNR for the respective discrete frequency power estimates in relation to the series of data frames. The processing circuit selects a bit slicing technique from a set of available bit slicing techniques to generate data bit values for bit periods of the discrete frequency power estimates based on the SNR parameters. A method for performing bit slicing in an S-FSK receiver is also disclosed.Type: ApplicationFiled: July 18, 2019Publication date: August 13, 2020Inventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti, Tarkesh Pande
-
Publication number: 20200259690Abstract: A threshold computation circuit includes an input circuit, a maximum filter circuit, a minimum filter circuit, and a calculating circuit. The input circuit receives a discrete frequency signal from a digital filtering circuit. The discrete frequency signal is based on an S-FSK waveform received by an S-FSK receiver associated with the digital filtering circuit. The discrete frequency signal is representative of digital logic levels in a series of data frames modulated using S-FSK to form the S-FSK waveform. The maximum filter circuit adjusts a maximum amplitude parameter based on the discrete frequency signal and a predetermined threshold. The minimum filter circuit adjusts a minimum amplitude parameter based on the discrete frequency signal and the predetermined threshold. The calculating circuit adapts the predetermined threshold for a next data frame based on the maximum and minimum amplitude parameters. An integrated circuit and a method for computing the threshold are also disclosed.Type: ApplicationFiled: June 24, 2019Publication date: August 13, 2020Inventors: Nikolaus Klemmer, Amneh Mohammed Akour, Abhijit Anant Patki, Timothy Patrick Pauletti
-
Patent number: 10651870Abstract: System and methods for input path matching in pipelined continuous-time Analog-to Digital Converters (ADCs), including pipelined Continuous-Time Delta Sigma Modulator (CTDSM) based ADCs, includes an input delay circuit disposed in a continuous-time input path from an input of an analog input signal to a first summing circuit of the continuous-time ADC. At least one digital delay line is disposed between an output of an earlier stage sub-ADC (of a plurality of pipelined sub-ADCs) and a sub-digital-to-analog converter (DAC) that is coupled to the first summing circuit, and between the earlier stage sub-ADC and a digital noise cancellation filter. The digital delay line(s) is configured to enable calibration of delay of output of the earlier stage sub-ADC provided to the sub-DAC and the digital noise cancellation filter in accordance with process variations of the input delay match circuit to minimize residue output at first summing circuit.Type: GrantFiled: September 25, 2018Date of Patent: May 12, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Venkatesh Srinivasan, Kun Shi, Victoria Wang, Nikolaus Klemmer
-
Patent number: 10644693Abstract: A power-on-reset (POR) circuit for CMOS logic is operable to transition between a POR_active state and a POR_inactive state and can include: (a) VDD/VT threshold circuitry to provide a Vtp_threshold voltage based on input Vdd and PMOS Vtp, and a Vtn_threshold voltage based on input Vdd and NMOS Vtn; (b) POR transition detect circuitry to provide a POR_transition signal (active/inactive) based on a function(Vtp,Vtn), which is a function of Vtp_threshold and Vtn_threshold; and (c) POR transition control circuitry to provide the POR_state signal (active/inactive) based on the POR_transition signal. For a POR out-of-reset transition, the POR transition detect circuitry to switch the POR_transition signal inactive based on the function (Vtp,Vtn) corresponding to the POR_inactive state, and the POR transition control circuitry, responsive to the POR_transition signal switching to inactive, to initiate a POR out-of-reset delay period, and to signal the POR_inactive state after the POR out-of-reset delay period.Type: GrantFiled: October 20, 2016Date of Patent: May 5, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Amneh Mohammad Akour, Nikolaus Klemmer
-
Publication number: 20200119780Abstract: A mobile electronic device includes a plurality of radio frequency (RF) antennas and a processor. RF antennas are configured to transmit (TX) or receive (RX) a RF signal. The processor is configured to configure one RF antenna, among the plurality of RF antenna, as a TX antenna and remaining RF antennas as RX antennas, cause the TX antenna to transmit the RF signal, cause the RX antennas to receive portions of the RF signal, the portions reflected from an object, calculate each of flight times of the RF signal with respect to each of the RX antennas, and identify a location of the object based on each of flight times of the RF signal, wherein each of the plurality of RF antennas is reconfigurable as the TX antenna or the RX antennas. A method for operating a mobile device is also provided.Type: ApplicationFiled: May 6, 2019Publication date: April 16, 2020Inventor: Nikolaus Klemmer
-
Patent number: 10536258Abstract: Multi-domain clock generation with skew compensation is based on free-running counters in each of the multiple clock domains. Multi-domain clock generation circuitry provides at least first and second domain clocks generated with randomization, each based on an input clock with an input clock frequency, the domain clocks having a relative clock skew that is varied over time in magnitude and direction. A first circuit in a first clock domain, configured for operation with the first domain clock, includes a first free-running counter with a pre-defined first selected roll-over count, to generate a first free-running count (N1(k)) based on the first domain clock. A second circuit in a second clock domain is configured for operation with the second domain clock, and includes a second free-running counter with a pre-defined second selected roll-over count, to generate a second free-running count (N2(k)) based on the second domain clock.Type: GrantFiled: June 2, 2018Date of Patent: January 14, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Hunsoo Choo, Hamid Safiri, Nikolaus Klemmer, Jaimin Mehta, Srinadh Madhavapeddi, Charles Kasimer Sestok, Vijayavardhan Baireddy
-
Patent number: 10511467Abstract: An oscillator architecture with pulse-edge tuning to control the pulse rising and falling edges (such as for duty cycle correction), including a signal generator with a pull-up PMOS transistor coupled to a high rail, and a pull-down NMOS transistor coupled to a low rail. Pulse-edge tuning circuitry includes a high-side tuning PMOS transistor between the high rail and a source terminal of the pull-up PMOS transistor, and a low-side tuning NMOS transistor between the low rail and a source terminal of the pull-down NMOS transistor. Both tuning FETs are controlled for operation as a variable resistor by respective high-side and low-side DACs to provide tuning control signals to the tuning FETs. In an example application, the oscillator design is adapted for a direct conversion RF signal chain (TX and/or RX) including an I-Path and a Q-Path: the signal generator generates ±I and ±Q differential signal frequencies.Type: GrantFiled: January 17, 2017Date of Patent: December 17, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Petteri Matti Litmanen, Nikolaus Klemmer
-
Publication number: 20190372747Abstract: Multi-domain clock generation with skew compensation is based on free-running counters in each of the multiple clock domains. Multi-domain clock generation circuitry provides at least first and second domain clocks generated with randomization, each based on an input clock with an input clock frequency, the domain clocks having a relative clock skew that is varied over time in magnitude and direction. A first circuit in a first clock domain, configured for operation with the first domain clock, includes a first free-running counter with a pre-defined first selected roll-over count, to generate a first free-running count (N1(k)) based on the first domain clock. A second circuit in a second clock domain is configured for operation with the second domain clock, and includes a second free-running counter with a pre-defined second selected roll-over count, to generate a second free-running count (N2(k)) based on the second domain clock.Type: ApplicationFiled: June 2, 2018Publication date: December 5, 2019Inventors: Hunsoo Choo, Hamid Safiri, Nikolaus Klemmer, Jaimin Mehta, Srinadh Madhavapeddi, Charles Kasimer Sestok, Vijayavardhan Baireddy
-
Publication number: 20190222223Abstract: System and methods for input path matching in pipelined continuous-time Analog-to Digital Converters (ADCs), including pipelined Continuous-Time Delta Sigma Modulator (CTDSM) based ADCs, includes an input delay circuit disposed in a continuous-time input path from an input of an analog input signal to a first summing circuit of the continuous-time ADC. At least one digital delay line is disposed between an output of an earlier stage sub-ADC (of a plurality of pipelined sub-ADCs) and a sub-digital-to-analog converter (DAC) that is coupled to the first summing circuit, and between the earlier stage sub-ADC and a digital noise cancellation filter. The digital delay line(s) is configured to enable calibration of delay of output of the earlier stage sub-ADC provided to the sub-DAC and the digital noise cancellation filter in accordance with process variations of the input delay match circuit to minimize residue output at first summing circuit.Type: ApplicationFiled: September 25, 2018Publication date: July 18, 2019Inventors: Venkatesh Srinivasan, Kun Shi, Victoria Wang, Nikolaus Klemmer
-
Patent number: 10224811Abstract: Methods and apparatus for reducing electromagnetic interference in a power converter using phase hopping in conjunction with pulse width modulation are disclosed. An example power converter includes an input voltage to, when a control switching device receives a first voltage, increase an output voltage; and when the control switching device receives a second voltage, decrease the output voltage. The example power converter further includes a phase hopping generator to generate a phase varying signal corresponding to two or more phases, the phase varying signal corresponding to a reference voltage; and output the phase varying signal to control the control switching device.Type: GrantFiled: February 1, 2017Date of Patent: March 5, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Rahmi Hezar, Nikolaus Klemmer
-
Patent number: 10218338Abstract: Aperiodic clock generation with clock spur suppression is based on cascaded randomizers, such as for mixed signal devices. A clock generator circuit includes an input node to receive the input periodic clock signal having an input-clock frequency. A first randomizer circuit coupled to receive the input clock signal from the input node, to perform signal randomization to suppress spurious signal content associated with (a) the input clock signal, and (b) the first randomizer circuit, and to generate an intermediate clock signal. A second concatenated randomizer circuit is coupled to receive the intermediate clock signal, to perform signal randomization to suppress spurious signal content associated with (a) the intermediated clock signal, and (b) the second randomizer circuit, and to generate an aperiodic output clock signal having a pre-defined average output-clock frequency that is less than the input-clock frequency. Example randomizers are a delta-sigma divider and a pulse swallower (in any order).Type: GrantFiled: October 12, 2017Date of Patent: February 26, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nikolaus Klemmer, Chan Fernando, Jaimin Mehta, Srinadh Madhavapeddi, Hamid Safiri, Atul Kumar Jain
-
Patent number: 10187071Abstract: A PLL including a VCO with a variable capacitance (such as an LC VCO) including a switched capacitor bank and a varactor, the PLL providing lock range extension over temperature using dynamic capacitor bank switching to dynamically adjust varactor set point based on junction temperature. The varactor is responsive to the Vctrl control voltage to adjust a capacitance of the variable capacitance to control the phase of the PLL signal. Compensation circuitry dynamically adjusts varactor set point by dynamically switching the capacitor bank based in a junction temperature associated with the PLL circuitry, thereby extending PLL lock range over temperature.Type: GrantFiled: December 21, 2016Date of Patent: January 22, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Himanshu Arora, Siraj Akhtar, Lu Sun, Hamid Safiri, Wenjing Lu, Nikolaus Klemmer
-
Patent number: 10140229Abstract: Triggered remote function calls can be used in master-slave systems to trigger slave-side software functions pre-loaded by a master into slave MCU memory, with associated parameters pre-loaded into a slave function interface memory. A master issues trigger-function signals (such as rising/falling edges or signal levels) over a trigger-function signal line. The slave includes a trigger conditioning block that in response issues a trigger-function request to the slave MCU, which calls/executes the associated software function, including accessing the associated trigger-function parameters from function interface memory. A slave can include a hardware function block with functionality configurable by a pre-loaded software configuration function (with associated parameters). A master can include a hardware function block configured to issue trigger-function signals.Type: GrantFiled: August 10, 2015Date of Patent: November 27, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiaoxi Zhang, Nikolaus Klemmer, Hunsoo Choo
-
Patent number: 10084473Abstract: System and methods for input path matching in pipelined continuous-time Analog-to Digital Converters (ADCs), including pipelined Continuous-Time Delta Sigma Modulator (CTDSM) based ADCs, includes an input delay circuit disposed in a continuous-time input path from an input of an analog input signal to a first summing circuit of the continuous-time ADC. At least one digital delay line is disposed between an output of an earlier stage sub-ADC (of a plurality of pipelined sub-ADCs) and a sub-digital-to-analog converter (DAC) that is coupled to the first summing circuit, and between the earlier stage sub-ADC and a digital noise cancellation filter. The digital delay line(s) is configured to enable calibration of delay of output of the earlier stage sub-ADC provided to the sub-DAC and the digital noise cancellation filter in accordance with process variations of the input delay match circuit to minimize residue output at first summing circuit.Type: GrantFiled: March 10, 2017Date of Patent: September 25, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Venkatesh Srinivasan, Kun Shi, Victoria Wang, Nikolaus Klemmer
-
Publication number: 20180219480Abstract: Methods and apparatus for reducing electromagnetic interference in a power converter using phase hopping in conjunction with pulse width modulation are disclosed. An example power converter includes an input voltage to, when a control switching device receives a first voltage, increase an output voltage; and when the control switching device receives a second voltage, decrease the output voltage. The example power converter further includes a phase hopping generator to generate a phase varying signal corresponding to two or more phases, the phase varying signal corresponding to a reference voltage; and output the phase varying signal to control the control switching device.Type: ApplicationFiled: February 1, 2017Publication date: August 2, 2018Inventors: Rahmi Hezar, Nikolaus Klemmer
-
Patent number: 10033427Abstract: A system for reducing a local oscillator leakage component. The system includes a transmitter channel to transmit data modulated using a transmitter local oscillator frequency. A transmitted signal includes a transmitter local oscillator leakage component. The system also includes a receiver channel to receive the transmitted signal using a receiver local oscillator signal having a frequency offset from the transmitter local oscillator frequency. The received signal includes the transmitter local oscillator leakage component isolated from one or more receiver impairments. The system further includes a feedback loop from the receiver channel to the transmitter channel to identify a power of the isolated transmitter local oscillator leakage component and to generate a local oscillator leakage cancellation signal based on the identified power.Type: GrantFiled: June 11, 2015Date of Patent: July 24, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Hunsoo Choo, Nikolaus Klemmer, Jaiminkumar Mehta
-
Patent number: 9998169Abstract: A phase rotator corrects the IQ imbalance in a wireless transceiver. The phase rotator is a part of a compensation system that detects and separates reception impairment images from transmission impairment images. The disclosed phase rotator introduces a phase shift between the transmission channel and the reception channel without perturbing the phase mismatch and the gain mismatch in the reception path. The phase rotator includes a first local oscillation (LO) circuit that generates a first LO signal at a first carrier frequency and a second LO circuit that generates a second LO signal at a second carrier frequency that deviates from the first carrier frequency for a phase rotation period. The phase rotation period is sufficiently long such that the frequency deviation can introduce a prescribed phase shift between the first LO signal and the second LO signal.Type: GrantFiled: March 22, 2017Date of Patent: June 12, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Charles Kasimer Sestok, IV, Hunsoo Choo, Nikolaus Klemmer, Xiaoxi Zhang
-
Publication number: 20180025098Abstract: A voltage-controlled oscillator (VCO), includes a resonator circuit connected to receive an input voltage and having a first output node and a second output node; and at least one cross-coupled switching circuit portion, each cross-coupled switching circuit portion comprising a first transistor having a drain connected to the first output node and a second transistor having a drain connected to the second output node, the first transistor having a gate connected between the drain of the second transistor and the second output node and the second transistor having a gate connected between the drain of the first transistor and the first output node, each of the first and second transistors having a threshold voltage that is determined to be the highest threshold voltage available for the process used to create the VCO.Type: ApplicationFiled: August 14, 2017Publication date: January 25, 2018Inventors: Himanshu Arora, Siraj Akhtar, Nikolaus Klemmer
-
Patent number: 9806610Abstract: Noise-shaped frequency hopping power converters are disclosed. An example noise-shaped frequency hopping power converter comprises a shaped number generator having a first output to output a noise-shaped selection signal and a power converter having a first input to receive an input voltage signal, a second input to receive a switching signal that is based on the noise-shaped selection signal, and a second output to output an output voltage signal based on the switching signal.Type: GrantFiled: September 30, 2015Date of Patent: October 31, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Rahmi Hezar, Nikolaus Klemmer