Patents by Inventor Oleg Drapkin
Oleg Drapkin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100161261Abstract: A method includes generating a first, second and third voltage output from a temperature sensing element of an integrated circuit using a respective, corresponding first, second and third, switched current source, for sequentially switching a respective first, second and third excitation current through the temperature sensing element, wherein the third switched current source generates the corresponding third voltage output as a reference voltage between the first voltage and the second voltage; and calculating an error corrected difference between the first voltage and the second voltage using the reference voltage. In the method, the second excitation current is proportional to the first excitation current by a value n, and the third excitation current is proportional to the first excitation current by the square root of n.Type: ApplicationFiled: December 18, 2008Publication date: June 24, 2010Applicant: ATI TECHNOLOGIES ULCInventors: Oleg Drapkin, Grigori Temkine, Kristina Au, Filipp Chekmazov, Paul Edelshteyn
-
Publication number: 20100149701Abstract: A method and integrated circuit renders a shunt structure non-conductive during a power up event or noise event for and in addition, during an electrostatic discharge event, keeps the shunt structure conductive for a period of time to discharge electrostatic energy through the shunt structure. In one example, a shunt structure, such as a transistor, is interposed between a power node and a ground node. Circuitry is operative during a power up event or noise event, to render the shunt structure non-conductive for a period of time during the power up event or during the noise event (when power is applied). Second circuit is operative, during an electrostatic discharge event, to keep the shunt structure conductive for a period of time to discharge electrostatic energy through the shunt structure. In one example, a plurality of resistor/capacitors (RC) circuits are utilized wherein the RC circuits have different time constants.Type: ApplicationFiled: December 11, 2008Publication date: June 17, 2010Applicant: ATI Technologies ULCInventors: Oleg Drapkin, Grigori Temkine, Peter Bade
-
Patent number: 7710150Abstract: An input signal is routed to a first logic one reference signal generator or alternatively routed to a second logic one reference signal generator based at least one a voltage level of the input signal. When the voltage level of the input signal is less than a threshold value, the first logic one reference signal generator selectively generates a first logic one reference signal. When the voltage level of the input signal is greater than or equal to the threshold value, the second logic one reference signal generator alternatively generates a second logic one reference signal. The first and second logic one reference signals may be used to control a first voltage scaling circuit that drives a scaled output signal having a logic one value corresponding to the voltage level of the first logic one reference signal.Type: GrantFiled: March 12, 2008Date of Patent: May 4, 2010Assignee: ATI Technologies ULCInventors: Oleg Drapkin, Grigori Temkine, Arvind Bomdica, Kevin Liang
-
Publication number: 20090133252Abstract: Various capacitors for use with integrated circuits and other devices and fabrication methods are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first capacitor plate that has at least two non-linear strips and forming a second capacitor plate that has a non-linear strip positioned between the at least two non-linear strips of the first capacitor plate. A dielectric is provided between the non-linear strip of the second capacitor plate and the at least two non-linear strips of the first capacitor plate.Type: ApplicationFiled: November 26, 2007Publication date: May 28, 2009Inventors: Oleg DRAPKIN, Grigori TEMKINE, Kristina AU
-
Publication number: 20090086865Abstract: A differential signal comparator includes an input circuit operative to provide an absolute input current difference value that is associated with the absolute difference of differential input signal levels, and a reference circuit operative to provide an absolute reference current difference value that is associated with the absolute difference of the reference signal levels. Current comparison of the absolute input current difference value with the absolute reference current difference value identify whether an input differential signal is bigger than the reference noise level and should be processed, or an input differential signal is smaller than the reference noise level and should not be processed.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Applicant: ATI Technologies, Inc.Inventors: Oleg Drapkin, Grigori Temkine
-
Publication number: 20080284468Abstract: An integrated circuit is capable of controlling a communication signal by using power ramp controlled communication buffer logic to generate an outgoing communication signal based on a detected voltage on a voltage source. The voltage source is necessary to supply power for power ramp controlled communication buffer logic. The voltage on the voltage source may be detected using power ramp sensor logic. The outgoing communication signal is based on a core logic output signal if the detected voltage is greater than or equal to a predetermined voltage level. If, the detected voltage is less than the predetermined voltage level, the outgoing communication signal is predetermined to be one of: a tristate outgoing communication signal, a logic one outgoing communication signal and a logic zero outgoing communication signal. Power ramp controlled communication buffer logic may also generate a core logic input signal based on an incoming communication signal in response to the detected voltage.Type: ApplicationFiled: May 15, 2007Publication date: November 20, 2008Inventors: Oleg Drapkin, Grigori Temkine, Marcus Ng, Kevin Yikai Liang, Arvind Bomdica, Siji Menokki Kandiyil, Ming So, Samu Suryanarayana
-
Publication number: 20080157817Abstract: An input signal is routed to a first logic one reference signal generator or alternatively routed to a second logic one reference signal generator based at least one a voltage level of the input signal. When the voltage level of the input signal is less than a threshold value, the first logic one reference signal generator selectively generates a first logic one reference signal. When the voltage level of the input signal is greater than or equal to the threshold value, the second logic one reference signal generator alternatively generates a second logic one reference signal. The first and second logic one reference signals may be used to control a first voltage scaling circuit that drives a scaled output signal having a logic one value corresponding to the voltage level of the first logic one reference signal.Type: ApplicationFiled: March 12, 2008Publication date: July 3, 2008Applicant: ATI Technologies ULCInventors: Oleg Drapkin, Grigori Temkine, Arvind Bomdica, Kevin Liang
-
Patent number: 7345510Abstract: An input signal is routed to a first logic one reference signal generator or alternatively routed to a second logic one reference signal generator based at least one a voltage level of the input signal. When the voltage level of the input signal is less than a threshold value, the first logic one reference signal generator selectively generates a first logic one reference signal. When the voltage level of the input signal is greater than or equal to the threshold value, the second logic one reference signal generator alternatively generates a second logic one reference signal. The first and second logic one reference signals may be used to control a first voltage scaling circuit that drives a scaled output signal having a logic one value corresponding to the voltage level of the first logic one reference signal.Type: GrantFiled: August 31, 2006Date of Patent: March 18, 2008Assignee: ATI Technologies Inc.Inventors: Oleg Drapkin, Grigori Temkine, Arvind Bomdica, Kevin Liang
-
Publication number: 20080054942Abstract: An input signal is routed to a first logic one reference signal generator or alternatively routed to a second logic one reference signal generator based at least one a voltage level of the input signal. When the voltage level of the input signal is less than a threshold value, the first logic one reference signal generator selectively generates a first logic one reference signal. When the voltage level of the input signal is greater than or equal to the threshold value, the second logic one reference signal generator alternatively generates a second logic one reference signal. The first and second logic one reference signals may be used to control a first voltage scaling circuit that drives a scaled output signal having a logic one value corresponding to the voltage level of the first logic one reference signal.Type: ApplicationFiled: August 31, 2006Publication date: March 6, 2008Applicant: ATI Technologies Inc.Inventors: Oleg Drapkin, Grigori Temkine, Arvind Bomdica, Kevin Liang
-
Patent number: 7295828Abstract: A differential signal comparator includes an input circuit operative to provide an absolute input current difference value that is associated with the absolute difference of differential input signal levels, and a reference circuit operative to provide an absolute reference current difference value that is associated with the absolute difference of the reference signal levels. Current comparison of the absolute input current difference value with the absolute reference current difference value identify whether an input differential signal is bigger than the reference noise level and should be processed, or an input differential signal is smaller than the reference noise level and should not be processed.Type: GrantFiled: June 1, 2004Date of Patent: November 13, 2007Assignee: ATI Technologies Inc.Inventors: Oleg Drapkin, Grigori Temkine
-
Patent number: 7239198Abstract: An integrated differential receiver includes a single gate oxide differential receiver and an associated switchable voltage supply circuit. The integrated differential receiver determines the desired receiver supply voltage and selects a supply voltage for the single gate oxide differential receiver. When a lower supply voltage is determined as the desired supply voltage, the integrated differential receiver automatically provides a supply voltage to the single gate oxide differential receiver with a voltage higher than the I/O pad supply voltage and higher than the maximum input signal voltage to increase the speed of operation for the differential receiver. The switchable voltage supply circuit is operatively responsive to a control signal which indicates the desired supply voltage for the I/O pad. In one embodiment, both the single gate oxide differential receiver and the switchable voltage supply circuit are single gate oxide circuits.Type: GrantFiled: December 14, 1998Date of Patent: July 3, 2007Assignee: ATI International SRLInventors: Oleg Drapkin, Grigori Temkine
-
Patent number: 7212592Abstract: A digitally programmable gain control circuit and method of operating the same is disclosed. The gain control circuit includes a programmable gain amplifier having an amplifier structure represented by a plurality of overlapping discrete monotonic transfer function segments, wherein at least one point of non-monotonicity occurs among one or more of the plurality of overlapping discrete monotonic transfer function segments, and a gain segment translator circuit operative to translate a monotonic gain value to a segment code to match the non-monotonic characteristics of the programmable gain amplifier. The programmability of the gain amplifier is provided by a coarse gain control circuit and a fine gain control circuit.Type: GrantFiled: May 20, 2002Date of Patent: May 1, 2007Assignee: ATI Technologies Inc.Inventors: Oleg Drapkin, Antonio Rinaldi, Mikhall Rodionov, Grigori Temkine, Michael Foxcroft, Edward G. Callway
-
Publication number: 20060282604Abstract: Methods and apparatus for providing multiple graphics processing capacity, while utilizing unused integrated graphics processing circuitry on a bridge circuit along with an external or discrete graphics processing unit is disclosed. In particular, a bridge circuit includes an integrated graphics processing circuit configured to process graphics jobs. The bridge circuit also includes an interface operable according to interface with a discrete graphics processing circuit. A controller is included with the bridge circuit and responsive whenever the discrete graphics processing circuit is coupled to the interface to cause the integrated graphics processing circuit to process a task of the graphics job in conjunction with operation of the discrete graphics processing circuit that is operable to process another task of the graphics job. Corresponding methods are also disclosed.Type: ApplicationFiled: May 27, 2005Publication date: December 14, 2006Applicant: ATI Technologies, Inc.Inventors: Grigori Temkine, Oleg Drapkin, Gordon Caruk
-
Patent number: 7106125Abstract: An input/output circuit in a receiving mode typically has disabled output buffers as well as other electrical components that provide significant receiver input capacities at high operating frequencies. A detection circuit detects the charging/discharging of the parasitic capacitance and operates a regulating circuit to compensate for the charging/discharging of the parasitic capacitance during rising/falling edges of an input signal, thereby correcting for impedance mismatch and reflection glitches.Type: GrantFiled: August 31, 2000Date of Patent: September 12, 2006Assignee: ATI International, SRLInventors: Oleg Drapkin, Grigory Temkine
-
Patent number: 7017070Abstract: A signal phase shifting circuit shifts the phase of an input signal, such as a STROBE signal, based on a reference signal, such as a CLOCK signal, to facilitate, for example, receiving of double data rate data. The signal phase shifting circuit includes a reference signal period dividing circuit having a feedback delay matching array operatively coupled to one of a plurality of voltage control delay lines. This signal phase shifting circuit also includes a variable delay circuit that provides a phase shifted output signal, such as a phase shifted STROBE signal, that includes a delay stage in a phase shifted output signal drive buffer coupled to the delay stage, such as a voltage control delay line. The feedback delay matching array includes a plurality of serially coupled buffer stages operatively coupled to compensate for delay variations associated with the phase shifted output signal drive buffer in the variable delay circuit.Type: GrantFiled: October 13, 2000Date of Patent: March 21, 2006Assignee: ATI International SRLInventors: Chak Cheung Edward Ho, Oleg Drapkin, Carl Mizuyabu, Ray Chau, Gordon Caruk
-
Publication number: 20060038620Abstract: A circuit includes a phase lock loop circuit and a continuous phase lock loop calibration circuit. The continuous phase lock loop calibration circuit is operatively coupled to the PLL circuit and produces a continuous calibration signal based on a reference voltage from a reference voltage circuit to calibrate the PLL circuit on a continuous basis.Type: ApplicationFiled: August 23, 2004Publication date: February 23, 2006Applicant: ATI Technologies Inc.Inventors: Oleg Drapkin, Grigori Temkine, Mikhail Rodionov, Michael Foxcroft
-
Publication number: 20050266810Abstract: A differential signal comparator includes an input circuit operative to provide an absolute input current difference value that is associated with the absolute difference of differential input signal levels, and a reference circuit operative to provide an absolute reference current difference value that is associated with the absolute difference of the reference signal levels. Current comparison of the absolute input current difference value with the absolute reference current difference value identify whether an input differential signal is bigger than the reference noise level and should be processed, or an input differential signal is smaller than the reference noise level and should not be processed.Type: ApplicationFiled: June 1, 2004Publication date: December 1, 2005Applicant: ATI Technologies, Inc.Inventors: Oleg Drapkin, Grigori Temkine
-
Patent number: 6922079Abstract: A drive controller monitors a dynamic condition to determine when a transmission line impedance is to vary. In one embodiment, a specific bit pattern associated with a set of data lines can be monitored by the drive controller. Based upon the dynamic condition, the drive controller will determine whether or not the drive strengths of the output drivers associated with the data lines are to be adjusted. The variance in line is compensated for by independently increasing or decreasing drive strengths at the individual output nodes of the drivers.Type: GrantFiled: August 21, 2000Date of Patent: July 26, 2005Assignee: ATI Technologies, Inc.Inventors: Oleg Drapkin, Grigory Temkine
-
Patent number: 6918047Abstract: A reference signal input of a delay locked loop is connected to receive a reference clock. The delay locked loop provides a drive clock that drives a clock distribution tree. One of the endpoints of the clock distribution tree is connected to a feedback reference of the delay locked loop. By using one the endpoints as a feedback loop to the delay locked loop the signal received at components attached to the endpoints of the distribution tree can be synchronized to the reference input received at the delay locked loop.Type: GrantFiled: September 7, 2000Date of Patent: July 12, 2005Assignee: ATI International, SrlInventors: Richard K. Sita, Carl Mizuyabu, Oleg Drapkin
-
Patent number: 6833746Abstract: A pre-buffer voltage level shifting circuit includes a multi-supply voltage level shifting circuit having single gate oxide devices coupled to produce a pre-buffer output signal to an output buffer. The pre-buffer output signal has a level within normal gate voltage operating levels of the single gate oxide devices for each of the least a plurality of supply voltages. In one embodiment, the multi-supply voltage level shifting circuit includes a current mirror coupled to at least one of the first or second power supply voltage and also uses a non-linear device, such as a transistor configured as a diode, which is coupled to the output of current mirror. The non-linear device is coupled to receive a digital input signal from a signal source, such as from a section of core logic. A switching circuit coupled to the non-linear device selectively activates the non-linear device based on a level of the digital input signal.Type: GrantFiled: April 16, 2002Date of Patent: December 21, 2004Assignee: ATI International SRLInventors: Oleg Drapkin, Grigori Temkine