Patents by Inventor Shuichi Takada
Shuichi Takada has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070139034Abstract: According to the present invention, there is provided a semiconductor device having: a switching element serially connected to a resistive element to be measured; a plurality of transistors respectively connected in parallel to a series circuit consisting of the resistive element to be measured and the switching element, which will respectively take desired resistance values when turned on; and a measurement section which measures a resistance value of a parasitic resistance which occurs so as to be coupled to the resistive element to be measured by turning off the switching element and then controlling switching operations of the plurality of transistors to change the resistance values of resistors formed by the plurality of transistors, and subsequently measures a resistance value of the resistive element to be measured based on a resistance value of the parasitic resistance by turning on the switching element while turning off the plurality of transistors.Type: ApplicationFiled: December 8, 2006Publication date: June 21, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shuichi Takada, Eisuke Tanaka, Takeshi Abiru
-
Patent number: 7221293Abstract: A data conversion processing apparatus provides flexible and multifunctional resampling processing using the general-purpose setting method of direct memory access (DMA) setting. In the data conversion processing apparatus, in response to a CPU setting parameters such as input channel information and output channel information including an address for identifying each channel, the transfer amount, and so forth, for a DMA unit, the DMA unit performs data transfer via an input channel and output channel in accordance with the parameters specified by a CPU. A transfer from a first input section to a resampling section via the DMA unit can be specified, including transfer contents from a memory to a first output section. A transfer from the first input section to the first output section is performed by two DMA transfers.Type: GrantFiled: March 22, 2006Date of Patent: May 22, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Shuichi Takada
-
Publication number: 20060262596Abstract: According to the present invention, there is provided a semiconductor device comprising: a current driver which is connected to a power supply terminal, and supplies a predetermined current; a first wiring layer which is connected to an output terminal of said current driver; and a second wiring layer which is placed to oppose said first wiring layer via an insulating layer, and has a predetermined resistance value.Type: ApplicationFiled: April 4, 2006Publication date: November 23, 2006Inventors: Shingo Takagi, Shuichi Takada
-
Publication number: 20060264040Abstract: A multilayer interconnect configuration is formed on a semiconductor substrate where a semiconductor integrated circuit is provided. Each layer of the multilayer interconnect configuration has a plurality of pads. Except for the pads of the top layer, the area of the pads is reduced relative to the pads of the top layer. The pad area is reduced by forming a plurality of openings in the pads, or by forming a plurality of notches in the pads whereby the pads have a comb configuration. The capacitance can be significantly reduced by decreasing the area. The reduction of capacitance allows for significantly reducing the effect of a low-pass filter produced from the interconnect metal resistance and the pad capacitance, which slows down the circuit operation. Therefore the high-speed operation can avoid degradation.Type: ApplicationFiled: May 8, 2006Publication date: November 23, 2006Inventors: Shuichi Takada, Shinya Kawakami
-
Publication number: 20060255661Abstract: An LSI internal signal observing circuit includes a pad; a monitor line connected to the pad and wired inside an LSI; a shield line wired adjacent to the monitor line and having a fixed potential; a buffer having an output enable terminal and connected to an internal node in the LSI; and a capacitor connected between an output of the buffer and the monitor line, wherein an output enable signal input to the enable terminal is controlled to set the buffer in an output enable state, and a change of a signal at the internal node is superposed on the monitor line through the capacitor and observed at the pad.Type: ApplicationFiled: May 1, 2006Publication date: November 16, 2006Inventor: Shuichi Takada
-
Publication number: 20060214938Abstract: A data conversion processing apparatus that makes possible flexible and multifunctional resampling processing using the general-purpose setting method of DMA setting. In the data conversion processing apparatus, when a CPU 10 sets parameters such as input channel information and output channel information including an address for identifying each channel, the transfer amount, and so forth, for a DMA 5, DMA 5 performs data transfer via an input channel and output channel in accordance with the parameters specified by CPU 10. For example, by means of these parameter settings, transfer from a first input section 30 to a resampling section 2 via DMA 5 can be specified, and also transfer of those transfer contents from memory 1 to a first output section 40 can be specified, and transfer from first input section 30 to first output section 40 is performed by means of these two DMA transfers.Type: ApplicationFiled: March 22, 2006Publication date: September 28, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Shuichi Takada
-
Patent number: 6977805Abstract: A dielectric layer is formed on a first metal layer, the dielectric layer is formed with many concave portions at the upper surface. A second metal layer is formed on the dielectric layer, the second metal layer is formed with a convex portion at a position corresponding to each of many concave portions. A capacitances is generated between the first and second metal layers. The capacitor element is composed of the first metal layer, the dielectric layer and the second metal layer. The first and second metal layers are used as power supply interconnection, the capacitor element is connected between a pair of power supply interconnections. Further, the first metal layer is connected to reference voltage, and the second metal layer is used as a pad electrode. By doing so, a capacitor element is connected between the pad electrode and the reference voltage.Type: GrantFiled: July 1, 2004Date of Patent: December 20, 2005Assignees: Kabushiki Kaisha Toshiba, Toshiba Solutions CorporationInventors: Shuichi Takada, Nobuyuki Sasaki
-
Publication number: 20050030700Abstract: A dielectric layer is formed on a first metal layer, the dielectric layer is formed with many concave portions at the upper surface. A second metal layer is formed on the dielectric layer, the second metal layer is formed with a convex portion at a position corresponding to each of many concave portions. A capacitances is generated between the first and second metal layers. The capacitor element is composed of the first metal layer, the dielectric layer and the second metal layer. The first and second metal layers are used as power supply interconnection, the capacitor element is connected between a pair of power supply interconnections. Further, the first metal layer is connected to reference voltage, and the second metal layer is used as a pad electrode. By doing so, a capacitor element is connected between the pad electrode and the reference voltage.Type: ApplicationFiled: July 1, 2004Publication date: February 10, 2005Inventors: Shuichi Takada, Nobuyuki Sasaki
-
Patent number: 6836170Abstract: A common bias section is composed of a first series circuit having an internal resistor and an external resistor connected in series and an operational amplifier having a first input terminal connected to a reference voltage, a second input terminal connected to a Vr1 node, and an output terminal connected to the series circuit. An impedance trimming section is composed of a series circuit having an internal resistor and an impedance dummy resistor connected in series, a comparator CMP having a first input terminal connected to the Vr1 node and a second input terminal connected to a Vto1 node, a code control circuit which uses a clock signal to latch an output signal from the comparator to generate a plurality of switching codes, and a switching circuit which switch a resistance value of the impedance dummy resistor.Type: GrantFiled: November 25, 2003Date of Patent: December 28, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Nobutaka Kitagawa, Shuichi Takada, Nobuyuki Sasaki, Yasuhiko Kaminota
-
Publication number: 20040207451Abstract: A common bias section is composed of a first series circuit having an internal resistor and an external resistor connected in series and an operational amplifier having a first input terminal connected to a reference voltage, a second input terminal connected to a Vr1 node, and an output terminal connected to the series circuit. An impedance trimming section is composed of a series circuit having an internal resistor and an impedance dummy resistor connected in series, a comparator CMP having a first input terminal connected to the Vr1 node and a second input terminal connected to a Vto1 node, a code control circuit which uses a clock signal to latch an output signal from the comparator to generate a plurality of switching codes, and a switching circuit which switch a resistance value of the impedance dummy resistor.Type: ApplicationFiled: November 25, 2003Publication date: October 21, 2004Inventors: Nobutaka Kitagawa, Shuichi Takada, Nobuyuki Sasaki, Yasuhiko Kaminota
-
Patent number: 6785831Abstract: A detection unit detects input-request signals or receive signals that correspond to the input-request signals that are sent and received between a specific data-processing apparatus and another apparatus. A judgment unit then determines whether the data-processing apparatus is performing a specific process, based on the status of the data-processing apparatus and detection results from the detection unit. A supply-control unit controls whether or not to supply a synchronization clock to the data-processing means according to judgment results from the judgment unit.Type: GrantFiled: December 4, 2002Date of Patent: August 31, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Shuichi Takada
-
Publication number: 20030110406Abstract: A detection unit detects input-request signals or receive signals that correspond to the input-request signals that are sent and received between a specific data-processing apparatus and another apparatus. A judgment unit then determines whether the data-processing apparatus is performing a specific process, based on the status of the data-processing apparatus and detection results from the detection unit. A supply-control unit controls whether or not to supply a synchronization clock to the data-processing means according to judgment results from the judgment unit.Type: ApplicationFiled: December 4, 2002Publication date: June 12, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Shuichi Takada
-
Publication number: 20030081712Abstract: A data extraction circuit includes a determination circuit which determines a sampling clock which is optimum for reproduction of reception data supplied from the exterior based on phase information of multiphase clocks corresponding to an edge of the reception data. Further, the data extraction circuit includes a selection circuit which selects one clock which is optimum for reproduction of the reception data according to the multi-phase clocks based on the result of determination in the determination circuit. In addition, the data extraction circuit includes a reproduction circuit which reproduces the reception data according to the one optimum clock selected by the selection circuit.Type: ApplicationFiled: October 29, 2002Publication date: May 1, 2003Inventor: Shuichi Takada
-
Patent number: 6323738Abstract: A voltage-controlled oscillator comprises a level converting circuit, an amplitude controller, a voltage-controlled oscillation section having differential delay cells connected in a ring form, and an output level converting circuit. The level converting circuit has limiters which respectively limit a maximum value and a minimum value of a control current. Those limiters permit only a region where the voltage-controlled oscillation section properly performs its oscillating operation to be used.Type: GrantFiled: June 28, 2000Date of Patent: November 27, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Akihiko Yoshizawa, Shuichi Takada
-
Patent number: 6259290Abstract: A delay locked loop has a voltage-controlled delay section and a mis-lock detecting circuit. The voltage-controlled delay sections comprises a plurality of controlled delay circuits, including a specific one. In the mis-lock detecting circuit, there are generated pulse signals, each having a pulse width equivalent to the delay time between the delayed signals output from the adjacent two of the controlled delay circuits preceding the specific controlled delayed circuit. Another pulse signal is generated, which has a pulse width equivalent to the delay time between the delayed signals output from adjacent two of the specific controlled delay circuit and the other controlled delay circuits following the specific one. These pulse signals are added, generating a pulse signal. The number of pulses this pulse signal has per a unit time is compared with the number of pulses a reference signal has per the unit time, thereby detecting whether the delay locked loop is normally locked or not.Type: GrantFiled: June 15, 1999Date of Patent: July 10, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Shuichi Takada, Akihiko Yoshizawa
-
Patent number: 6256068Abstract: An image data format conversion apparatus comprises: a memory storing image data; a data reading means reading image data from the memory to output it; a format converting means converting the image data output from the data reading means to a predetermined format to output it or making the image data pass through without converting it; a vertical filter vertically interpolating the image data output from the format converting means by filtering operation to output the data or making the image data pass through without interpolating it; a horizontal filter vertically interpolating the image data output from the vertical filter by filtering operation to output the data or making the image data pass through without interpolating it; an image synthesizing means performing logic operation for image data output from the filter, and synthesizing the image data to output it; and an image output means outputting the image data from the image synthesizing means to a designated display unit.Type: GrantFiled: May 7, 1997Date of Patent: July 3, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shuichi Takada, Toshiyuki Kajimura
-
Patent number: 6246271Abstract: In a frequency multiplier which generates a multiple output of a reference signal, a reference signal and its inverted signal are propagated through a pair of delay circuits each including a given number of delay cells connected in cascade. The delay cells delay a signal by time t when a control signal is at a high level and delay a signal by time 2t when a control signal is at a low level. The outputs of the delay circuits are added together by an adder circuit to generate a multiple output without using a low-pass filter but by non-feedback control.Type: GrantFiled: March 8, 2000Date of Patent: June 12, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Shuichi Takada, Akihiko Yoshizawa
-
Patent number: 6177846Abstract: A voltage controlled oscillator includes plural cascade-connected unit circuits supplied with selection signals corresponding to an oscillation frequency. Each unit circuit includes a voltage controlled delay circuit, selection circuit and adder circuit. The selection circuit has a first input terminal supplied with an output signal of the voltage controlled delay circuit and a second input terminal supplied with the selection signal. The adder circuit has a first input terminal supplied with an output signal of the selection circuit, a second input terminal supplied with a feedback signal from a next-stage one of the unit circuits and a third input terminal supplied with the selection signal. The adder circuit adds signals supplied to its first and second input terminals to form a feedback signal. The output signal of the voltage controlled delay circuit in each unit circuit is supplied to the voltage controlled delay circuit in the next-stage one of the unit circuits.Type: GrantFiled: April 26, 1999Date of Patent: January 23, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Shuichi Takada, Akihiko Yoshizawa
-
Patent number: 6011444Abstract: An object is to keep the oscillation gain nearly constant and attain an oscillation frequency with high stability and low jitter. A voltage controlled oscillator circuit (VCO) is constructed by a VCO control circuit and a ring oscillator. The VCO control circuit has two input terminals (n input, w input). The VC control circuit multiplies the n input by the w input, and outputs a control signal (PMOS n input, NMOS n input) obtained by adding the result of multiplication to the n input. The ring oscillator is constructed by delay circuits of an odd number of stages serially connected.Type: GrantFiled: August 11, 1998Date of Patent: January 4, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Shuichi Takada, Akihiko Yoshizawa
-
Patent number: 6005420Abstract: A frequency multiplying circuit includes a plurality of frequency multipliers in a series array. The multiplying ratio of the initial stage frequency multiplier is the greatest compared with the remaining frequency multiplier or multipliers. Further, at least one of the frequency multipliers uses a voltage controlled delay circuit.Type: GrantFiled: March 31, 1997Date of Patent: December 21, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Akihiko Yoshizawa, Shuichi Takada