Patents by Inventor Sun-Won Kang
Sun-Won Kang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8928154Abstract: A semiconductor module may include a circuit substrate with a first die on the circuit substrate and a second die on the first die. The first die may include at least one first data input/output pad on a first peripheral portion of the first die and at least one first control/address pad on a third peripheral portion, the third peripheral portion being separate from the first peripheral portion of the first die. The second die may include at least one second data input/output pad on a second peripheral portion and at least one second control/address pad on a fourth peripheral portion. The second peripheral portion of the second die is not overlapped with the first peripheral portion of the first die in plan view. The fourth peripheral portion of the second die overlaps at least a portion of the third peripheral portion of the first die.Type: GrantFiled: January 6, 2012Date of Patent: January 6, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Won Kang, Young-Hee Song, Tae-Gyeong Chung, Nam-Seog Kim, Seung-Duk Baek
-
Patent number: 8922012Abstract: In an integrated circuit (IC) chip and a flip chip package having the same, no wiring line is provided and the first electrode pad does not make contact with the wiring line in a pad area of the IC chip. Thus, the first bump structure makes contact with the first electrode regardless of the wiring line in the pad area. The second electrode pad makes contact with the wiring line in a pseudo pad area of the IC chip. Thus, the second bump structure in the pseudo pad area makes contact with an upper surface of the second electrode at a contact point(s) spaced apart from the wiring line under the second electrode.Type: GrantFiled: September 30, 2010Date of Patent: December 30, 2014Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Jin-Woo Park, Eun-Chul Ahn, Dong-Kil Shin, Sun-Won Kang, Jong-Ho Lee
-
Publication number: 20140339704Abstract: A semiconductor package includes a substrate; and first and second semiconductor chips sequentially disposed on the substrate so that active surfaces of the first and second semiconductor chips face each other, wherein the first and second semiconductor chips are center pad-type semiconductor chips each having I/O pads arranged in two columns to be adjacent to a central line thereof, and I/O pads of the second semiconductor chip are electrically connected directly to the substrate without intersecting the central line of the second semiconductor chip.Type: ApplicationFiled: May 15, 2014Publication date: November 20, 2014Inventors: Jin-chan Ahn, Sun-won Kang
-
Patent number: 8791580Abstract: A semiconductor package includes a semiconductor chip stack disposed between first and second leads near first and second sides of the package and including a plurality of semiconductor chips, and a redistribution structure disposed on the semiconductor chip stack. At least one semiconductor chip of the semiconductor chip stack includes a plurality of first chip pads disposed near or closer to a third side of the package. The redistribution structure includes a first redistribution pad disposed near or closer to the first side and electrically connected to the first lead, a second redistribution pad disposed near or closer to the second side and electrically connected to the second lead, and a third redistribution pad disposed near or closer to the third side and electrically connected to a first one of the first chip pads and the first redistribution pad.Type: GrantFiled: September 11, 2012Date of Patent: July 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Chul Park, Sun-Won Kang, Kil-Soo Kim, Joong-Hyun Baek
-
Publication number: 20130292846Abstract: Provided is a semiconductor package including a first semiconductor chip and a second semiconductor chip respectively disposed at a bottom and at a top so that active surfaces thereof face each other. Further includes is a first molding member for sealing the first semiconductor chip and exposing the active surface of the first semiconductor chip through a top surface, a first rewiring formed on the top surface of the first molding member and the active surface of the first semiconductor chip, a second rewiring formed on a bottom surface of the first molding member, a through-via for penetrating through the first molding member and electrically connecting the first and second rewirings, and a first connection member disposed between the first and second semiconductor chips. Also provided are various systems including same and various methods for making same.Type: ApplicationFiled: February 15, 2013Publication date: November 7, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seok-hyun Lee, Sun-won Kang, Ho-geon Song
-
Patent number: 8519470Abstract: A semiconductor chip includes a redistribution interconnect that is implemented by shorting bumps, and a semiconductor package and a system each including the semiconductor chip. The semiconductor chip includes a semiconductor substrate, a passivation film disposed on the semiconductor substrate, and a plurality of pseudo bumps disposed on the passivation film. Each pseudo bump is directly connected to adjacent pseudo bumps to form at least one redistribution interconnect.Type: GrantFiled: March 31, 2011Date of Patent: August 27, 2013Assignee: Samsung Electronics Co., LtdInventors: Sun-won Kang, Hwan-sik Lim
-
Publication number: 20130168842Abstract: A semiconductor package includes a semiconductor chip stack disposed between first and second leads near first and second sides of the package and including a plurality of semiconductor chips, and a redistribution structure disposed on the semiconductor chip stack. At least one semiconductor chip of the semiconductor chip stack includes a plurality of first chip pads disposed near or closer to a third side of the package. The redistribution structure includes a first redistribution pad disposed near or closer to the first side and electrically connected to the first lead, a second redistribution pad disposed near or closer to the second side and electrically connected to the second lead, and a third redistribution pad disposed near or closer to the third side and electrically connected to a first one of the first chip pads and the first redistribution pad.Type: ApplicationFiled: September 11, 2012Publication date: July 4, 2013Inventors: Chul PARK, Sun-Won Kang, Kil-Soo Kim, Joong-Hyun Baek
-
Patent number: 8446016Abstract: A chip stack package includes a plurality of chips that are stacked by using adhesive layers as intermediary media, and a through via electrode formed through the chips to electrically couple the chips. The through via electrode is classified as a power supply through via electrode, a ground through via electrode, or a signal transfer through via electrode. The power supply through via electrode and the ground through via electrode are formed of a first material such as copper, and the signal transfer through via electrode is formed of second material such as polycrystalline silicon doped with impurities. The signal transfer through via electrode may have a diametrically smaller cross section than that of each of the power supply through via electrode and the ground through via electrode regardless of their resistivities.Type: GrantFiled: September 2, 2011Date of Patent: May 21, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Won Kang, Seung-Duk Baek, Jong-Joo Lee
-
Patent number: 8421497Abstract: A semiconductor chip including a termination resistance and a semiconductor module including the semiconductor chip.Type: GrantFiled: February 1, 2011Date of Patent: April 16, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-yong Cha, Sun-won Kang
-
Publication number: 20130088838Abstract: A die package includes a substrate, a die mounted on the substrate, and a ZQ resistor disposed in the die package and connected to the substrate and the die. The ZQ resistor may be used to calibrate impedance of the die.Type: ApplicationFiled: August 6, 2012Publication date: April 11, 2013Inventors: JAE JUN LEE, Jeong Hyeon Cho, Baek Kyu Choi, Sun Won Kang, Jung Joon Lee
-
Patent number: 8254140Abstract: A mounting substrate includes a substrate, a bonding pad and an induction heating pad. The bonding pad is formed on the substrate, and adhered to a solder ball to mount a semiconductor chip on the substrate. The induction heating pad is disposed adjacent to the bonding pad, the induction heating pad being induction heated by an applied alternating magnetic field to reflow the solder ball. The induction heating pad having a diameter greater than a skin depth in response to the frequency of the applied alternating magnetic field is selectively induction heated in response to a low frequency band of the alternating magnetic field. Accordingly, during a reflow process for a solder ball, the semiconductor chip may be mounted on the mounting substrate to complete a semiconductor package without damaging the mounting substrate, to thereby improve the reliability of the completed semiconductor package.Type: GrantFiled: January 22, 2009Date of Patent: August 28, 2012Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Kwang-Yong Lee, Jong-Gi Lee, Sun-Won Kang, Ji-Seok Hong
-
Patent number: 8174860Abstract: Provided are a semiconductor memory device and a method of driving the device which can improve a noise characteristic of a voltage signal supplied to a memory cell of the device. The semiconductor memory device includes a first semiconductor chip and one or more second semiconductor chips stacked on the first chip. The first chip includes an input/output circuit for sending/receiving a voltage signal, a data signal, and a control signal to/from an outside system. The one or more second semiconductor chips each include a memory cell region for storing data. The second semiconductor chips receive at least one signal through one or more signal paths that are formed outside the input/output circuit of the first chip.Type: GrantFiled: March 7, 2011Date of Patent: May 8, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Won Kang, Seung-Duk Baek
-
Publication number: 20120104631Abstract: A semiconductor module may include a circuit substrate with a first die on the circuit substrate and a second die on the first die. The first die may include at least one first data input/output pad on a first peripheral portion of the first die and at least one first control/address pad on a third peripheral portion, the third peripheral portion being separate from the first peripheral portion of the first die. The second die may include at least one second data input/output pad on a second peripheral portion and at least one second control/address pad on a fourth peripheral portion. The second peripheral portion of the second die is not overlapped with the first peripheral portion of the first die in plan view. The fourth peripheral portion of the second die overlaps at least a portion of the third peripheral portion of the first die.Type: ApplicationFiled: January 6, 2012Publication date: May 3, 2012Inventors: Sun-Won Kang, Young-Hee Song, Tae-Gyeong Chung, Nam-Seog Kim, Seung-Duk Baek
-
Patent number: 8153521Abstract: A wafer-level stack package includes semiconductor chips, first connection members, a second connection member, a substrate and an external connection terminal. The semiconductor chips have a power/ground pad and a signal pad. The first connection members are electrically connected to the power/ground pad and the signal pad of each of the semiconductor chips. The second connection member is electrically connected to at least one of the power/ground pads of each of the semiconductor chips, the power/ground pads being connected to the first connection members. The substrate supports the stacked semiconductor chips, the substrate including wirings that are electrically connected to the first connection members and the second connection member. The external connection terminal is provided on a surface of the substrate opposite to a surface where the semiconductor chips are stacked, wherein the external connection terminals are electrically connected to the wirings, respectively.Type: GrantFiled: December 8, 2010Date of Patent: April 10, 2012Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Sun-Won Kang, Seung-Duk Baek
-
Patent number: 8143693Abstract: The invention provides a semiconductor device. The semiconductor device includes a semiconductor chip having an active surface on which pads are disposed, a passivation layer pattern disposed to cover the active surface of the semiconductor chip and to expose the pads, a first insulation layer pattern disposed on the passivation layer pattern, a second insulation layer pattern disposed on only a portion of the first insulation layer pattern, and redistribution line patterns electrically connected to the pads and disposed so as to extend across the second insulation layer pattern and the first insulation layer pattern. A method of fabricating the same is also provided.Type: GrantFiled: April 4, 2008Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Duk Baek, Sun-Won Kang, Hyun-Soo Chung
-
Patent number: 8115324Abstract: A semiconductor module may include a circuit substrate with a first die on the circuit substrate and a second die on the first die. The first die may include at least one first data input/output pad on a first peripheral portion of the first die and at least one first control/address pad on a third peripheral portion, the third peripheral portion being separate from the first peripheral portion of the first die. The second die may include at least one second data input/output pad on a second peripheral portion and at least one second control/address pad on a fourth peripheral portion. The second peripheral portion of the second die is not overlapped with the first peripheral portion of the first die in plan view. The fourth peripheral portion of the second die overlaps at least a portion of the third peripheral portion of the first die.Type: GrantFiled: November 13, 2008Date of Patent: February 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Won Kang, Young-Hee Song, Tae-Gyeong Chung, Nam-Seog Kim, Seung-Duk Baek
-
Patent number: 8097940Abstract: A stack package may include a substrate having first and second faces opposite each other and an opening formed therein. The first semiconductor chip may be mounted on the first face of the substrate and include a through electrode in the middle region of the first semiconductor chip that is exposed through the opening. The second semiconductor chip may be stacked on the first semiconductor chip and electrically connected to the first semiconductor chip by the through electrode of the first semiconductor chip. The circuit pattern may be formed on the second face of the substrate and include a bonding pad arranged adjacent to the opening and electrically connected to the through electrode of the first semiconductor chip through the opening, an outer connection pad spaced apart from the bonding pad and a connection wiring extending from the opening to the outer connection pad via the bonding pad.Type: GrantFiled: October 14, 2009Date of Patent: January 17, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Duk Baek, Sun-Won Kang, Jong-Joo Lee
-
Publication number: 20110316159Abstract: A chip stack package includes a plurality of chips that are stacked by using adhesive layers as intermediary media, and a through via electrode formed through the chips to electrically couple the chips. The through via electrode is classified as a power supply through via electrode, a ground through via electrode, or a signal transfer through via electrode. The power supply through via electrode and the ground through via electrode are formed of a first material such as copper, and the signal transfer through via electrode is formed of second material such as polycrystalline silicon doped with impurities. The signal transfer through via electrode may have a diametrically smaller cross section than that of each of the power supply through via electrode and the ground through via electrode regardless of their resistivities.Type: ApplicationFiled: September 2, 2011Publication date: December 29, 2011Inventors: Sun-Won KANG, Seung-Duk BAEK, Jong-Joo LEE
-
Publication number: 20110283034Abstract: A semiconductor chip includes a redistribution interconnect that is implemented by shorting bumps, and a semiconductor package and a system each including the semiconductor chip. The semiconductor chip includes a semiconductor substrate, a passivation film disposed on the semiconductor substrate, and a plurality of pseudo bumps disposed on the passivation film. Each pseudo bump is directly connected to adjacent pseudo bumps to form at least one redistribution interconnect.Type: ApplicationFiled: March 31, 2011Publication date: November 17, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Sun-won KANG, Hwan-sik LIM
-
Patent number: 8039928Abstract: A chip stack package includes a plurality of chips that are stacked by using adhesive layers as intermediary media, and a through via electrode formed through the chips to electrically couple the chips. The through via electrode is classified as a power supply through via electrode, a ground through via electrode, or a signal transfer through via electrode. The power supply through via electrode and the ground through via electrode are formed of a first material such as copper, and the signal transfer through via electrode is formed of second material such as polycrystalline silicon doped with impurities. The signal transfer through via electrode may have a diametrically smaller cross section than that of each of the power supply through via electrode and the ground through via electrode regardless of their resistivities.Type: GrantFiled: July 10, 2008Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Won Kang, Seung-Duk Baek, Jong-Joo Lee