Patents by Inventor Sun-Won Kang
Sun-Won Kang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7586182Abstract: Aspects of the subject matter described herein relate to a packaged semiconductor die which becomes a component of a finished multi-chip package. The packaged semiconductor die comprises a die substrate, a semiconductor package, and a sealant. The die substrate includes an insulating substrate and a circuit pattern formed on the insulating substrate. The semiconductor package has a semiconductor chip electrically coupled to the circuit pattern that is a known good package and is coupled to the die substrate. The sealant seals the semiconductor package. The packaged semiconductor die utilizes a known good package which has passed a series of package tests.Type: GrantFiled: November 28, 2005Date of Patent: September 8, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Duk Baek, Sun-Won Kang, Sang-Wook Park, Dong-Ho Lee, Jong-Joo Lee
-
Publication number: 20090188704Abstract: A mounting substrate includes a substrate, a bonding pad and an induction heating pad. The bonding pad is formed on the substrate, and adhered to a solder ball to mount a semiconductor chip on the substrate. The induction heating pad is disposed adjacent to the bonding pad, the induction heating pad being induction heated by an applied alternating magnetic field to reflow the solder ball. The induction heating pad having a diameter greater than a skin depth in response to the frequency of the applied alternating magnetic field is selectively induction heated in response to a low frequency band of the alternating magnetic field. Accordingly, during a reflow process for a solder ball, the semiconductor chip may be mounted on the mounting substrate to complete a semiconductor package without damaging the mounting substrate, to thereby improve the reliability of the completed semiconductor package.Type: ApplicationFiled: January 22, 2009Publication date: July 30, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Kwang-Yong LEE, Jong-Gi Lee, Sun-Won Kang, Ji-Seok Hong
-
Publication number: 20090166840Abstract: A wafer-level stack package includes semiconductor chips, first connection members, a second connection member, a substrate and an external connection terminal. The semiconductor chips have a power/ground pad and a signal pad. The first connection members are electrically connected to the power/ground pad and the signal pad of each of the semiconductor chips. The second connection member is electrically connected to at least one of the power/ground pads of each of the semiconductor chips, the power/ground pads being connected to the first connection members. The substrate supports the stacked semiconductor chips, the substrate including wirings that are electrically connected to the first connection members and the second connection member. The external connection terminal is provided on a surface of the substrate opposite to a surface where the semiconductor chips are stacked, wherein the external connection terminals are electrically connected to the wirings, respectively.Type: ApplicationFiled: December 23, 2008Publication date: July 2, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Sun-Won KANG, Seung-Duk Baek
-
Publication number: 20090146274Abstract: Integrated circuit packages include an integrated circuit mounting substrate having a hole that defines an inner wall of the integrated circuit mounting substrate. An integrated circuit is provided in the hole. A sinuous lead frame extends from the integrated circuit and is connected to the inner wall. The sinuous lead frame extends back and forth along a given direction, and may include a U- and/or V-shape, and round and/or jagged portions. Related packaging methods are also disclosed.Type: ApplicationFiled: October 28, 2008Publication date: June 11, 2009Inventors: Se-Young Yang, Sun-Won Kang, Yeo-Hoon Yoon
-
Publication number: 20090127717Abstract: A semiconductor module may include a circuit substrate with a first die on the circuit substrate and a second die on the first die. The first die may include at least one first data input/output pad on a first peripheral portion of the first die and at least one first control/address pad on a third peripheral portion, the third peripheral portion being separate from the first peripheral portion of the first die. The second die may include at least one second data input/output pad on a second peripheral portion and at least one second control/address pad on a fourth peripheral portion. The second peripheral portion of the second die is not overlapped with the first peripheral portion of the first die in plan view. The fourth peripheral portion of the second die overlaps at least a portion of the third peripheral portion of the first die.Type: ApplicationFiled: November 13, 2008Publication date: May 21, 2009Inventors: Sun-Won Kang, Young-Hee Song, Tae-Gyeong Chung, Nam-Seog Kim, Seung-Duk Baek
-
Publication number: 20090129026Abstract: Provided are a heat sink and a heat sink semiconductor module assembly which may include an improved, cooling function. Each of the heat sinks may include a flat heat sink base having a first surface attached to semiconductor devices and a second surface externally exposed; first fins provided on a portion of the second surface of the heat sink base to which no clip is coupled; and second fins provided on portions of the second surface of the heat sink base to which a clip may be coupled. The semiconductor module assembly may secure the heat sinks to both surfaces of a semiconductor module using the clip. Accordingly, air may flow smoothly through the second fins on the portions to which the clip may be coupled, thereby improving the cooling function of the heat sinks.Type: ApplicationFiled: November 14, 2008Publication date: May 21, 2009Inventors: Joong-hyun Baek, Hee-jin Lee, Sun-won Kang
-
Publication number: 20090109642Abstract: Semiconductor devices and electronic devices using the same. The semiconductor module may include a first semiconductor chip, and a module substrate having a top surface on which the first semiconductor chip is mounted and a second surface opposite the top surface, wherein the module substrate includes a first buffer layer to relieve stress occurring due to a difference of thermal expansions between the first semiconductor chip and the module substrate.Type: ApplicationFiled: October 10, 2008Publication date: April 30, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Hyun-Soo Chung, Dong-Ho Lee, Seong-Deok Hwang, Sun-Won Kang, Ki-Hyuk Kim
-
Publication number: 20090108469Abstract: A chip stack package includes a plurality of chips that are stacked by using adhesive layers as intermediary media, and a through via electrode formed through the chips to electrically couple the chips. The through via electrode is classified as a power supply through via electrode, a ground through via electrode, or a signal transfer through via electrode. The power supply through via electrode and the ground through via electrode are formed of a first material such as copper, and the signal transfer through via electrode is formed of second material such as polycrystalline silicon doped with impurities. The signal transfer through via electrode may have a diametrically smaller cross section than that of each of the power supply through via electrode and the ground through via electrode regardless of their resistivities.Type: ApplicationFiled: July 10, 2008Publication date: April 30, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sun-Won KANG, Seung-Duk BAEK, Jong-Joo LEE
-
Publication number: 20090111217Abstract: Provided is a method of fabricating a chip-on-chip (COC) semiconductor device. The method of fabricating a chip-on-chip (COC) semiconductor device may include preparing a first semiconductor device with a metal wiring having at least one discontinuous spot formed therein, preparing a second semiconductor device with at least one bump formed on a surface of the second semiconductor device corresponding to the at least one discontinuous spot, aligning the first semiconductor device onto the second semiconductor device, and connecting the at least one bump of the second semiconductor device to the at least one discontinuous spot formed in the metal wiring of the first semiconductor device.Type: ApplicationFiled: October 16, 2008Publication date: April 30, 2009Inventors: Hyun-soo Chung, Dong-ho Lee, Seong-deok Hwang, Sun-won Kang, Seung-duk Baek
-
Patent number: 7508061Abstract: The present invention relates to a three-dimensional semiconductor module having at least one unit semiconductor device connected to the outer-facing side surfaces of a multi-side ground block. The unit semiconductor device has a structure in which a semiconductor package (or semiconductor chip) is mounted on a unit wiring substrate. Ground pads to be connected to the outer-facing side surfaces of the ground block are formed on the first surface of the unit wiring substrate, the semiconductor chip is mounted on the second surface opposite to the first surface, and contact terminals electrically connected to the semiconductor chip are formed on the second surface.Type: GrantFiled: March 6, 2006Date of Patent: March 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Won Kang, Seung-Duk Baek
-
Publication number: 20090051045Abstract: A semiconductor package apparatus comprises: at least one semiconductor chip; and a circuit board on which the semiconductor chip is installed, wherein at least one conductive plane for improving power and/or ground characteristics is positioned on a side of the semiconductor chip. In this manner, fabrication cost for the semiconductor package apparatus can be mitigated, and power and/or ground characteristics can be improved so as to readily control impedance of signal lines. As a result, reliability of the operation of the semiconductor package apparatus can be improved, and noise and malfunction can be prevented.Type: ApplicationFiled: July 30, 2008Publication date: February 26, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-ho Mun, Sun-won Kang, Seung-duk Baek
-
Publication number: 20090001367Abstract: A semiconductor device in which a plurality of chips can be reliably stacked without reducing integration thereof. The semiconductor device includes a substrate on which a circuit is provided. Pads are disposed on the substrate for testing the circuit. At least one terminal is provided on the substrate. First conductors are used to electrically couple the pads and the circuit. Second conductors are used to electrically couple the at least one terminal and the circuit. A switching element is disposed in the middle of the first conductors to control the electrical connection between the pads and the circuit. A plurality of semiconductor devices may be stacked on top of one another to form a stacked module, wherein chip selection lines are formed, which extend to the bottom of each of the semiconductor devices to electrically couple chip selection terminals from among the at least one terminal of the semiconductor devices.Type: ApplicationFiled: May 6, 2008Publication date: January 1, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Duk BAEK, Sun-Won KANG
-
Patent number: 7471097Abstract: An embodiment may comprise a test probe to measure electrical properties of a semiconductor package having ball-shaped terminals. The probe may include a signal tip and a ground tip. The signal tip may have a spherical lower surface allowing good contact with a ball-shaped signal terminal. The ground tip may be extended from a lower end of a ground barrel that encloses the signal tip. The ground tip may move independent of the signal tip by means of a barrel stopper and a spring. Thus, the probe can be used regardless of the size of and the distance between the package terminals.Type: GrantFiled: February 20, 2007Date of Patent: December 30, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Sun-Won Kang
-
Publication number: 20080290492Abstract: Provided is a semiconductor package with enhanced joint reliability and methods of fabricating the same. The method includes: forming package units including a semiconductor chip interposed between a bottom layer and a top layer; and sequentially stacking the package units on a substrate. The bottom layer and the top layer are formed of a material having a lower modulus than the semiconductor chip. The semiconductor package includes: at least one package unit disposed on a substrate, the package unit including a semiconductor chip having a pad, a bottom layer and a top layer substantially surrounding the semiconductor chip, and a redistribution structure overlying the top layer. The redistribution structure is electrically connected to the pad.Type: ApplicationFiled: May 19, 2008Publication date: November 27, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Soo CHUNG, Dong-Hyeon JANG, Nam-Seog KIM, Sun-Won KANG
-
Publication number: 20080246113Abstract: The invention provides a semiconductor device. The semiconductor device includes a semiconductor chip having an active surface on which pads are disposed, a passivation layer pattern disposed to cover the active surface of the semiconductor chip and to expose the pads, a first insulation layer pattern disposed on the passivation layer pattern, a second insulation layer pattern disposed on only a portion of the first insulation layer pattern, and redistribution line patterns electrically connected to the pads and disposed so as to extend across the second insulation layer pattern and the first insulation layer pattern. A method of fabricating the same is also provided.Type: ApplicationFiled: April 4, 2008Publication date: October 9, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Duk BAEK, Sun-Won KANG, Hyun-Soo CHUNG
-
Publication number: 20080179734Abstract: A stacked package includes a printed circuit board (PCB), a plurality of semiconductor chips, plugs and a controller. The semiconductor chips are sequentially stacked on the PCB. The plugs electrically connect each of the semiconductor chips to the PCB. The controller is disposed in any one of the semiconductor chips. The controller is electrically coupled to the plugs. Thus, the controller may be built in the semiconductor chip by a separate process so that a mechanical impact generated in a process for bonding the controller is not applied to the semiconductor chips. Further, a mechanical impact applied to the controller, which is generated in a process for forming a protection member, may be reduced.Type: ApplicationFiled: January 23, 2008Publication date: July 31, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Chai KWON, Dong-Ho LEE, Sun-Won KANG
-
Publication number: 20080169545Abstract: A stacked structure of semiconductor devices may include a plurality of stacked semiconductor devices, each having an upper surface and a lower surface and one or more via electrodes protruding from the upper surface to the lower surface. The via-electrodes may have upper parts (heads) protruding from the upper surface and lower parts (ends) protruding from the lower surface. The stacked semiconductor devices may be electrically connected to each other through the via-electrodes. A first adhesive film (e.g., patternable material) and a second adhesive film (e.g. puncturable material) may be formed between the stacked semiconductor devices. The stacked structure of semiconductor devices may be mounted on the upper surface of a printed circuit board (PCB) having a mount-specific adhesive film to form a semiconductor device package. The mounted stacked structure and the upper surface of the PCB may be further covered with a molding material.Type: ApplicationFiled: April 24, 2007Publication date: July 17, 2008Inventors: Yong-Chai Kwon, Dong-Ho Lee, Myung-Kee Chung, Kang-Wook Lee, Sun-Won Kang, Keum-Hee Ma
-
Publication number: 20080128882Abstract: A chip stack package comprising an intermediate substrate having a recess, a first chip mounted in the recess, a second chip over the intermediate substrate, a package substrate formed under the intermediate substrate and first plugs through the intermediate substrate is disclosed. The second chip is configured to be electrically connected to the first chip. The first plugs are configured to electrically connect the second chip and the package substrate.Type: ApplicationFiled: December 3, 2007Publication date: June 5, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Duk BAEK, Sun-Won KANG
-
Publication number: 20080123386Abstract: Provided are a semiconductor memory device and a method of driving the device which can improve a noise characteristic of a voltage signal supplied to a memory cell of the device. The semiconductor memory device includes a first semiconductor chip and one or more second semiconductor chips stacked on the first chip. The first chip includes an input/output circuit for sending/receiving a voltage signal, a data signal, and a control signal to/from an outside system. The one or more second semiconductor chips each include a memory cell region for storing data. The second semiconductor chips receive at least one signal through one or more signal paths that are formed outside the input/output circuit of the first chip.Type: ApplicationFiled: September 28, 2007Publication date: May 29, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sun-Won KANG, Seung-Duk BAEK
-
Publication number: 20080116572Abstract: Example embodiments may provide a semiconductor memory module having shorter length of terminal stubs, a method of arranging terminals to reduce or minimize length of each stub, and methods of using the same. Example embodiment semiconductor memory modules may include first and second semiconductor memory devices each having terminals in an edge region close to a corresponding semiconductor memory device such that terminals of the first and second semiconductor memory devices may be arranged symmetrically to each other.Type: ApplicationFiled: October 31, 2007Publication date: May 22, 2008Inventors: Seung-duk Baek, Sun-won Kang