Patents by Inventor Victor Moroz
Victor Moroz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220020647Abstract: A method of forming a complementary field effect transistor (CFET) is provided. The method includes adding a blocking material to a vertical channel of the CFET having an epitaxial growth, the blocking material being located below and in contact with a lower portion of the growth, adding an insulating material to an open area within the vertical channel to surround a portion of the epitaxial growth, performing an etch to (i) remove a portion of the insulating material, (ii) expose a contact surface of the epitaxial growth and (iii) provide a vertical opening within the vertical channel, the etch leaving a portion of the blocking material, and filling in the vertical opening with a conductive material, the conductive material reaching the exposed contact surface of the epitaxial growth, the blocking material remaining below the conductive material to prevent contact between the conductive material and a silicon substrate below the growth.Type: ApplicationFiled: July 9, 2021Publication date: January 20, 2022Applicant: Synopsys, Inc.Inventors: Xi-Wei Lin, Victor Moroz
-
Publication number: 20220020646Abstract: A method of performing epitaxial growth of a source and drain on levels of a complementary field effect transistor (CFET) is provided. The method includes depositing a first blocking material in a vertical channel of an unfinished CFET structure, oxidizing silicon at a surface of an upper level of the CFET to provide one or more SiO2 protective layers, etching away a portion of silicon from a lower level of the CFET to form a lateral recess that is exposed to the vertical channel, and performing silicon epitaxial growth in the lower level of the unfinished CFET structure. Further, after the silicon epitaxial growth on the lower level, the method includes depositing a second blocking material in the vertical channel to cover at least a portion of the silicon epitaxial growth in the lower level, removing the SiO2 protective layer, and performing epitaxial growth on the upper level.Type: ApplicationFiled: July 9, 2021Publication date: January 20, 2022Applicant: Synopsys, Inc.Inventors: Xi-Wei LIN, Victor MOROZ
-
Patent number: 11188699Abstract: Disclosed is technology for placing cells in a circuit design layout to thereby improve the operation of place-and route equipment used for fabrication of an integrated circuit. The target cells are chosen from a cell library which includes descriptions for a plurality of cells, and information about dependency of each cell on hypothetical boundary conditions that can be imposed on the cell by any stress source originating in the vicinity of said cell in the layout. In order to select a cell for a target location in the layout, boundary conditions imposed on the target position by each of the cells neighboring the target position are determined. The system then selects an appropriate target cell in dependence upon the determined boundary conditions and the performance of the cell based on the boundary conditions imposed on the cell by the neighboring cells from the cell library.Type: GrantFiled: February 14, 2020Date of Patent: November 30, 2021Assignee: Synopsys, Inc.Inventor: Victor Moroz
-
Patent number: 11177317Abstract: Integrated circuit devices which include a thermoelectric generator which recycles heat generated by operation of an integrated circuit, into electrical energy that is then used to help support the power requirements of that integrated circuit. Roughly described, the device includes an integrated circuit die having an integrated circuit thereon, the integrated circuit having power supply terminals for connection to a primary power source, and a thermoelectric generator structure disposed in sufficient thermal communication with the integrated circuit die so as to derive, from heat generated by the die, a voltage difference across first and second terminals of the thermoelectric generator structure. A powering structure is arranged to help power the integrated circuit, from the voltage difference across the first and second terminals of the thermoelectric generator. The thermoelectric generator can include IC packaging material that is made from thermoelectric semiconductor materials.Type: GrantFiled: April 4, 2017Date of Patent: November 16, 2021Assignee: Synopsys, Inc.Inventors: Victor Moroz, Jamil Kawa
-
Patent number: 11139402Abstract: The independent claims of this patent signify a concise description of embodiments. Disclosed is technology, roughly described, in which a semiconductor structure includes a substrate supporting a column of at least one (and preferably more than one) horizontally-oriented nanosheet transistor, each having a respective channel segment of semiconductor crystalline nanosheet material (preferably silicon or a silicon alloy) sheathed by gate stack material, wherein the channel segments have a diamond cubic crystal structure and are oriented such that the {111} planes are horizontal. Also disclosed is a method for fabricating such a structure, and a corrugated substrate that may be formed as an intermediate product. This Abstract is not intended to limit the scope of the claims.Type: GrantFiled: May 10, 2019Date of Patent: October 5, 2021Assignee: Synopsys, Inc.Inventors: Victor Moroz, Ignacio Martin-Bragado
-
Patent number: 11133045Abstract: A bit cell is described. In some embodiments, the bit cell comprises (1) a magnetic tunnel junction (MTJ), and (2) an access transistor circuit coupled to the MTJ, wherein the access transistor circuit comprises a negative-capacitance field-effect-transistor.Type: GrantFiled: January 24, 2020Date of Patent: September 28, 2021Assignee: Synopsys, Inc.Inventors: Jamil Kawa, Victor Moroz
-
Publication number: 20210249437Abstract: A method of forming a multitude of vertical NAND memory cells, includes, in part, forming a multitude of insulating materials on a silicon substrate, forming a trench in the insulating materials to expose a surface of the silicon substrate, depositing a layer of polysilicon along the sidewalls of the trench, filling the trench with oxide, forming a metal layer above the trench, and forming a mono-crystalline channel for the NAND memory cells by applying a voltage between the silicon substrate and the metal layer to cause the polysilicon sidewalls to melt. The melted polysilicon sidewalls is enable to recrystallize into the mono-crystalline channel.Type: ApplicationFiled: December 31, 2020Publication date: August 12, 2021Inventors: Salvatore AMOROSO, Victor Moroz
-
Patent number: 11068631Abstract: An electronic design automation tool includes an application program interface API which includes a set of parameters and procedures supporting atomistic scale modeling of electronic materials. The procedures include a procedure to execute first principles calculations, a procedure to process results from the first principles calculations to extract device scale parameters from the results, a procedure to determine whether the extracted device scale parameters lie within a specified range. The procedures also include a procedure to parameterize an input parameter of a first principles procedure, including a procedure to execute a set of DFT computations across an input parameter space to characterize sensitivity of one of the intermediate parameter and the output parameter. Also included is a procedure to execute a second set of DFT computations across a refined input parameter space. The procedures include a procedure that utilizes DFT computations to parameterize the force field computations.Type: GrantFiled: August 13, 2019Date of Patent: July 20, 2021Assignee: Synopsys, Inc.Inventors: Yong-Seog Oh, Michael C. Shaughnessy-culver, Stephen L. Smith, Jie Liu, Victor Moroz, Pratheep Balasingam, Terry Sylvan Kam-Chiu Ma
-
Patent number: 10990722Abstract: A finFET block architecture includes a first set of semiconductor fins having a first conductivity type, and a second set of semiconductor fins having a second conductivity type. An inter-block insulator is placed between outer fins of the first and second sets. A patterned gate conductor layer includes a first plurality of gate traces extending across the set of fins in the first block without crossing the inter-block insulator, and a second plurality of gate traces extending across the set of fins in the second block without crossing the inter-block insulator. Patterned conductor layers over the gate conductor layer are arranged in orthogonal layout patterns, and include an inter-block connector arranged to connect gate traces in the first and second blocks.Type: GrantFiled: June 1, 2015Date of Patent: April 27, 2021Assignee: SYNOPSYS, INC.Inventors: Jamil Kawa, Victor Moroz, Deepak D. Sherlekar
-
Patent number: 10950736Abstract: Roughly described, a transistor is formed with a semiconductor 2D material layer wrapped conformally on at least part of a 3D structure. The 3D structure can be for example a ridge made of a dielectric material, or made of dielectric material alternating longitudinally with a semiconductive or conductive material. Alternatively the 3D structure can be tree-shaped. Other shapes are possible as well. Aspects also include methods for making such structures, as well as integrated circuit layouts defining such structures and methods for developing such layouts, a machine readable data storage medium storing design entries which include some which define such structures and layouts, methods for developing such design entries. Aspects further include corrugated wafers which are prepared as an intermediate product for use in fabricating integrated circuits having a semiconductor 2D material layer disposed conformally on a 3D structure.Type: GrantFiled: September 9, 2019Date of Patent: March 16, 2021Assignee: Synopsys, Inc.Inventors: Victor Moroz, Joanne Huang, Jamil Kawa
-
Publication number: 20200373388Abstract: The independent claims of this patent signify a concise description of embodiments. Disclosed is technology, roughly described, in which a semiconductor structure includes a substrate supporting a column of at least one (and preferably more than one) horizontally-oriented nanosheet transistor, each having a respective channel segment of semiconductor crystalline nanosheet material (preferably silicon or a silicon alloy) sheathed by gate stack material, wherein the channel segments have a diamond cubic crystal structure and are oriented such that the {111} planes are horizontal. Also disclosed is a method for fabricating such a structure, and a corrugated substrate that may be formed as an intermediate product. This Abstract is not intended to limit the scope of the claims.Type: ApplicationFiled: May 20, 2019Publication date: November 26, 2020Applicant: SYNOPSYS, INC.Inventors: Victor Moroz, Ignacio Martin-Bragado
-
Patent number: 10831957Abstract: Electronic design automation modules for simulate the behavior of structures and materials at multiple simulation scales with different simulation modules.Type: GrantFiled: January 3, 2018Date of Patent: November 10, 2020Assignee: Synopsys, Inc.Inventors: Jie Liu, Victor Moroz, Michael C. Shaughnessy-Culver, Stephen Lee Smith, Yong-Seog Oh, Pratheep Balasingam, Terry Sylvan Kam-Chiu Ma
-
Patent number: 10776560Abstract: A system for evaluating candidate materials for fabrication of integrated circuits includes a data processor coupled to a memory. Roughly described, the data processor is configured to: calculate and write to a first database, for each of a plurality of candidate materials, values for each property in a set of intermediate properties; calculate and write to a second database, values for a selected target property for various combinations of values for the intermediate properties and values describing candidate environments; and for a particular candidate material and a particular environment in combination, determine values for the intermediate properties for the candidate material by reference to the first database, and determine the value of the target property for the candidate material by querying the second database with, in combination, (1) the determined intermediate property values of the candidate material and (2) a value or values describing the particular environment.Type: GrantFiled: November 21, 2019Date of Patent: September 15, 2020Assignee: Synopsys, Inc.Inventors: Victor Moroz, Stephen Lee Smith, Yong-Seog Oh, Michael C. Shaughnessy-Culver, Jie Liu, Terry Sylvan Kam-Chiu Ma
-
Patent number: 10776552Abstract: An integrated circuit design tool for modeling resistance of an interconnect specifies a structure of the interconnect in a data structure in memory in or accessible by the computer system using 3D coordinate system. For each of a plurality of volume elements in the specified structure, the tool specifies a location and one of first and second materials of the interconnect having specified resistivities, and for each volume element generates a model resistivity for the volume element as a function of resistivity of volume elements within a neighborhood of the volume element and a specified transition region length ?.Type: GrantFiled: November 27, 2017Date of Patent: September 15, 2020Assignee: Synopsys, Inc.Inventors: Victor Moroz, Ibrahim Avci, Shuqing Li, Philippe Roussel, Ivan Ciofi
-
Patent number: 10756212Abstract: Roughly described, a computer program product describes a transistor with a fin, a fin support, a gate, and a gate dielectric. The fin includes a first crystalline semiconductor material which includes a channel region of the transistor between a source region of the first transistor and a drain region of the transistor. The fin is on a fin support. The fin support includes a second crystalline semiconductor material different from the first crystalline semiconductor material. The first crystalline semiconductor material of the fin and the second crystalline semiconductor material of the fin support form a first heterojunction in between. A gate, gate dielectric, and/or isolation dielectric can be positioned to improve control within the channel.Type: GrantFiled: September 27, 2018Date of Patent: August 25, 2020Assignee: SYNOPSYS, INC.Inventors: Victor Moroz, Stephen Smith, Qiang Lu
-
Patent number: 10741538Abstract: In one well bias arrangement, no well bias voltage is applied to the n-well, and no well bias voltage is applied to the p-well. Because no external well bias voltage is applied, the n-well and the p-well are floating, even during operation of the devices in the n-well and the p-well. In another well bias arrangement, the lowest available voltage is not applied to the p-well, such as a ground voltage, or the voltage applied to the n+-doped source region of the n-type transistor in the p-well. This occurs even during operation of the n-type transistor in the p-well. In yet another well bias arrangement, the highest available voltage is not applied to the n-well, such as a supply voltage, or the voltage applied to the p+-doped source region of the p-type transistor in the n-well. This occurs even during operation of the p-type transistor in the n-well.Type: GrantFiled: July 28, 2017Date of Patent: August 11, 2020Assignee: Synopsys, Inc.Inventors: Victor Moroz, Jamil Kawa, James D. Sproch, Robert B. Lefferts
-
Patent number: 10706209Abstract: Roughly described, a system for estimating an effective channel length of a 3D transistor having a gate length below 20 nm involves estimating an effective volume of the channel and a cross-sectional area of the channel, and estimating the effective channel length as the ratio of effective volume to cross-sectional area. Preferably the effective volume is estimated as the sum of the Voronoi volumes within containing boundaries of the channel, excluding those volumes having a dopant concentration above the source/drain dopant concentration at the carrier injection point. The containing boundaries can be identified using geometry data describing the transistor, particularly the data identifying inner surfaces of the gate dielectric. The estimated effective channel length can be used in TCAD level analysis of the transistor and calculating characteristics of the transistor as needed for circuit simulation.Type: GrantFiled: September 11, 2019Date of Patent: July 7, 2020Assignee: Synopsys, Inc.Inventors: Victor Moroz, Yong-Seog Oh, Stephen Lee Smith, Michael C. Shaughnessy-Culver, Jie Liu
-
Patent number: 10699914Abstract: The independent claims of this patent signify a concise description of the embodiments. Disclosed is technology for reducing transistor degradations by annealing through heat generated by anti-punch-through implants of the transistors. A first and second electrically conductive pillars are disposed on top a well hosting the transistors. A voltage applied across the first and second pillars enable the anti-punch-through implants to generate heat for the annealing process.Type: GrantFiled: August 22, 2018Date of Patent: June 30, 2020Assignee: Synopsys, Inc.Inventors: Hiu Yung Wong, Victor Moroz, Qiang Lu
-
Patent number: 10685156Abstract: Electronic design automation modules include a first tool and a second tool. The first tool includes ab initio simulation procedures configured to use input parameters to produce information about a band structure of a simulated material on a first simulation scale specified at least in part by the input parameters. The second tool includes a simulation procedure configured to used information about the band structure of the simulated material produced by the first tool to extract parameters on a second simulation scale larger than the first simulation scale.Type: GrantFiled: July 29, 2016Date of Patent: June 16, 2020Assignee: SYNOPSYS, INC.Inventors: Jie Liu, Victor Moroz, Michael C Shaughnessy-Culver, Stephen Lee Smith, Yong-Seog Oh, Pratheep Balasingam, Terry Sylvan Kam-Chiu Ma
-
Patent number: 10685163Abstract: Disclosed is technology for evaluating the performance of various conducting structures in an integrated circuit. A three-dimensional circuit representation of a circuit design is provided. The three-dimensional circuit representation includes a plurality of conducting structures including a first conducting structure which has a length L. A plurality of longitudinally adjacent volume elements is identified in the conducting structure. A width Wn and a height Hn are estimated for each volume element n in the conducting structure. Furthermore, the local resistivity ?n for each volume element n is estimated based on a function that is dependent upon the length L of the conducting structure and the width Wn and height Hn of the volume element n. The resistance of a conducting structure is estimated in dependence upon the resistivity ?n for each of the volume elements n in the plurality of volume elements in the conducting structure.Type: GrantFiled: February 26, 2018Date of Patent: June 16, 2020Assignee: Synopsys, Inc.Inventors: Karim El Sayed, Victor Moroz