Patents by Inventor William V. Huott
William V. Huott has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170254850Abstract: Aspects include a computer-implemented method for scan diagnostic logic circuit insertion in a circuit design topology. A method includes evaluating a scan chain of the circuit design topology, the scan chain comprising a plurality of scan latches and a plurality of physical structures, the evaluating including identifying the plurality of physical structures in the scan chain. The method also includes identifying one of the plurality of physical structures as a physical structure of interest, and responsive to the identification of the physical structure of interest, targeting the physical structure of interest, the targeting comprising inserting scan diagnostic logic at a location in the scan chain that is based on a location of the physical structure of interest in the scan chain.Type: ApplicationFiled: October 12, 2016Publication date: September 7, 2017Inventors: WILLIAM V. HUOTT, ANKIT N. KAGLIWAL, MARY P. KUSKO, ROBERT C. REDBURN
-
Publication number: 20170254851Abstract: Aspects include a computer-implemented method for scan diagnostic logic circuit insertion in a circuit design topology. A method includes evaluating a scan chain of the circuit design topology, the scan chain comprising a plurality of scan latches and a plurality of physical structures, the evaluating including identifying the plurality of physical structures in the scan chain. The method also includes identifying one of the plurality of physical structures as a physical structure of interest, and responsive to the identification of the physical structure of interest, targeting the physical structure of interest, the targeting comprising inserting scan diagnostic logic at a location in the scan chain that is based on a location of the physical structure of interest in the scan chain.Type: ApplicationFiled: March 1, 2016Publication date: September 7, 2017Inventors: WILLIAM V. HUOTT, ANKIT N. KAGLIWAL, MARY P. KUSKO, ROBERT C. REDBURN
-
Patent number: 9753076Abstract: An integrated circuit is configured to detect current leakage that results from electromigration in the integrated circuit. An isolation power switch selectively connects a target voltage rail in the integrated circuit to a power source. A voltage memory stores a record of an initial voltage decay rate for the target voltage rail while isolated from a manufacturer's power source. A voltage record comparator logic compares the initial voltage decay rate to a field voltage decay rate for the target voltage rail when isolated from a field power source. An output device indicates that a difference between the initial voltage decay rate and the field voltage decay rate for the target voltage rail exceeds a predefined limit, where the difference is a result of current leakage caused by electromigration in the integrated circuit.Type: GrantFiled: January 28, 2016Date of Patent: September 5, 2017Assignee: International Business Machines CorporationInventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Patent number: 9746516Abstract: A failing latch is identified on a chip including a plurality of latches with the failing latch receiving data propagated from a first set of test input latches. A diagnostic set of latches is determined which includes the failing latch and a set of related latches. The set of related latches each receives data propagated from at least one test input latch from the first set of test input latches. The set of related latches is identified from a related latches table. One or more tests are performed on the chip and test output data is collected from the diagnostic set of latches. The related latches table is created by tracing from a target latch.Type: GrantFiled: April 27, 2016Date of Patent: August 29, 2017Assignee: International Business Machines CorporationInventors: Steven M. Douskey, Ryan A. Fitch, William V. Huott, Mary P. Kusko
-
Publication number: 20170219645Abstract: An integrated circuit is configured to detect current leakage that results from electromigration in the integrated circuit. An isolation power switch selectively connects a target voltage rail in the integrated circuit to a power source. A voltage memory stores a record of an initial voltage decay rate for the target voltage rail while isolated from a manufacturer's power source. A voltage record comparator logic compares the initial voltage decay rate to a field voltage decay rate for the target voltage rail when isolated from a field power source. An output device indicates that a difference between the initial voltage decay rate and the field voltage decay rate for the target voltage rail exceeds a predefined limit, where the difference is a result of current leakage caused by electromigration in the integrated circuit.Type: ApplicationFiled: January 28, 2016Publication date: August 3, 2017Inventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20170219648Abstract: A method detects electromigration in a field replaceable unit. An integrated circuit, which is within a field replaceable unit (FRU) in an electronic device, is quiescented. An isolation power switch applies a test voltage from a field power source to a target voltage rail in the integrated circuit. An isolation power switch isolates the target voltage rail from the field power source. A voltage sensor coupled to the target voltage rail measures a field voltage decay rate for the target voltage rail. A voltage record comparator logic within the integrated circuit compares the field voltage decay rate to an initial voltage decay rate for the target voltage rail. In response to a difference between the field voltage decay rate and the initial voltage decay rate for the target voltage rail exceeding a predetermined limit, a signal is sent to an output device.Type: ApplicationFiled: February 26, 2016Publication date: August 3, 2017Inventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Patent number: 9697910Abstract: An aspect includes a method of multi-match error detection in content addressable memory (CAM) testing. The method includes loading a content addressing row of a CAM section with a row test address word. Data value rows of a random access memory (RAM) section are loaded with unique test patterns in each of the data value rows having a same number of on-state bits per data value row. A row test is initiated to search for a matching content addressing row in the CAM section corresponding to the row test address word. A row test result is received as one or more data value rows from the RAM section identified as having a content addressing row in the CAM section that matches the row test. The row test result is compared to an aspect of one or more of the unique test patterns to determine whether the row test has failed.Type: GrantFiled: March 30, 2016Date of Patent: July 4, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William V. Huott, Pradip Patel, Daniel Rodko
-
Patent number: 9627012Abstract: Aspects include a computer-implemented method for scanning data into a shift register. The method includes receiving, by a circuit, a data signal, wherein the data signal propagates in a first direction; and receiving, by the circuit, a clock signal, wherein the clock signal propagates in a second direction, wherein the second direction is in a reverse direction of the first direction.Type: GrantFiled: June 29, 2016Date of Patent: April 18, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William V. Huott, Norman K. James, Pradip Patel, Daniel Rodko
-
Patent number: 9557381Abstract: According to an embodiment of the present invention, a computer-implemented method for inserting diagnostic circuit elements in a scan chain of a chip may include creating, via a processor, a segment for each latch of a plurality of latches in the scan chain to create a plurality of adjacent and connected segments, merging, via the processor, the two adjacent and connected segments to form a super-segment comprising all latches contained in the two adjacent and connected segments based on the objective function, and inserting, via the processor, a logic circuit element between the super-segment and a segment that is adjacent and connected to the super-segment in the scan chain, where the logic circuit element allows diagnostic isolation of the scan chain super-segment.Type: GrantFiled: January 5, 2016Date of Patent: January 31, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William V. Huott, Mary P. Kusko, Sridhar H. Rangarajan, Robert C. Redburn, Andrew A. Turner
-
Patent number: 9548773Abstract: A method detects and mitigates harm caused by electromagnetic interference (EMI) to digital transmissions within an electronic circuit. One or more processors check for an initial transmission error during an initial digital transmission between a digital transmitter and a digital receiver on an electronic circuit. In response to detecting the initial transmission error, the processor(s) receive electromagnetic interference (EMI) detection signals from one or more EMI detectors. In response to determining that the EMI detection signals represent an EMI level that exceeds a predetermined value, the processor(s) identify an EMI anomaly source on the electronic circuit and adjusts the EMI anomaly source until the EMI level has been reduced to a nominal level. A copy of the initial digital transmission is then resent from the digital transmitter to the digital receiver. If no transmission error reoccurs, then the EMI anomaly source is kept in the adjusted state.Type: GrantFiled: March 10, 2016Date of Patent: January 17, 2017Assignee: International Business Machines CorporationInventors: David D. Cadigan, Samuel R. Connor, Michael A. Cracraft, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20160238656Abstract: A failing latch is identified on a chip including a plurality of latches with the failing latch receiving data propagated from a first set of test input latches. A diagnostic set of latches is determined which includes the failing latch and a set of related latches. The set of related latches each receives data propagated from at least one test input latch from the first set of test input latches. The set of related latches is identified from a related latches table. One or more tests are performed on the chip and test output data is collected from the diagnostic set of latches. The related latches table is created by tracing from a target latch.Type: ApplicationFiled: April 27, 2016Publication date: August 18, 2016Inventors: Steven M. Douskey, Ryan A. Fitch, William V. Huott, Mary P. Kusko
-
Patent number: 9372232Abstract: A failing latch is identified on a chip including a plurality of latches with the failing latch receiving data propagated from a first set of test input latches. A diagnostic set of latches is determined which includes the failing latch and a set of related latches. The set of related latches each receives data propagated from at least one test input latch from the first set of test input latches. The set of related latches is identified from a related latches data source. One or more tests are performed on the chip and test output data is collected from the diagnostic set of latches. A related latches table may be created by tracing from a target latch.Type: GrantFiled: December 16, 2013Date of Patent: June 21, 2016Assignee: International Business Machines CorporationInventors: Steven M. Douskey, Ryan A. Fitch, William V. Huott, Mary P. Kusko
-
Patent number: 9355746Abstract: Embodiments relate to built-in testing of an unused element on a chip. An aspect includes concurrently performing on a chip comprising a plurality of chip elements comprising a plurality of active elements, each active element enabled to perform a respective function, and at least one unused element that is disabled from performing the respective function and configured to be selectively enabled as an active element, the respective functions of the respective active elements and a built-in self test (BIST) test of the at least one unused element. Another aspect includes inputting an input test pattern to the unused element. Another aspect includes receiving an output test pattern based on the input test pattern from the unused element. Another aspect includes comparing the input test pattern to the output test pattern. Another aspect includes determining whether the unused element passed or failed the testing based on the comparison.Type: GrantFiled: September 30, 2014Date of Patent: May 31, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Luiz C. Alves, William J. Clarke, Christopher R. Conklin, William V. Huott, Kevin W. Kark, Thomas J. Knips, K. Paul Muller
-
Patent number: 9285423Abstract: A system and method of a test structure for testing a chip is disclosed. The system may include a scan channel comprising a plurality of scannable latches. The scan channel may be configured to scan input data to apply to logic circuits on a chip and further configured to receive outputs from logic circuits on the chip. The system may further include, a storage configured to store unmodified a selected bit of the scan channel during a scan out of the scan channel.Type: GrantFiled: December 16, 2013Date of Patent: March 15, 2016Assignee: International Business Machines CorporationInventors: Steven M. Douskey, Ryan A. Fitch, William V. Huott, Mary P. Kusko
-
Patent number: 9201727Abstract: A system for providing error detection or correction on a data bus includes one or more caches coupled to a central processing unit and to a hub by one or more buses. The system also includes a plurality of arrays, each array disposed on one of the buses. Each of the arrays includes a plurality of storage cells disposed in an insensitive direction and an error control mechanism configured to detect an error in the plurality of storage cells.Type: GrantFiled: January 15, 2013Date of Patent: December 1, 2015Assignee: International Business Machines CorporationInventors: William V. Huott, Kevin W. Kark, John G. Massey, K. Paul Muller, David L. Rude, David S. Wolpert
-
Publication number: 20150262713Abstract: Embodiments relate to built-in testing of an unused element on a chip. An aspect includes concurrently performing on a chip comprising a plurality of chip elements comprising a plurality of active elements, each active element enabled to perform a respective function, and at least one unused element that is disabled from performing the respective function and configured to be selectively enabled as an active element, the respective functions of the respective active elements and a built-in self test (BIST) test of the at least one unused element. Another aspect includes inputting an input test pattern to the unused element. Another aspect includes receiving an output test pattern based on the input test pattern from the unused element. Another aspect includes comparing the input test pattern to the output test pattern. Another aspect includes determining whether the unused element passed or failed the testing based on the comparison.Type: ApplicationFiled: September 30, 2014Publication date: September 17, 2015Inventors: Luiz C. Alves, William J. Clarke, Christopher R. Conklin, William V. Huott, Kevin W. Kark, Thomas J. Knips, K. Paul Muller
-
Publication number: 20150262711Abstract: Embodiments relate to built-in testing of an unused element on a chip. An aspect includes concurrently performing on a chip comprising a plurality of chip elements comprising a plurality of active elements, each active element enabled to perform a respective function, and at least one unused element that is disabled from performing the respective function and configured to be selectively enabled as an active element, the respective functions of the respective active elements and a built-in self test (BIST) test of the at least one unused element. Another aspect includes inputting an input test pattern to the unused element. Another aspect includes receiving an output test pattern based on the input test pattern from the unused element. Another aspect includes comparing the input test pattern to the output test pattern. Another aspect includes determining whether the unused element passed or failed the testing based on the comparison.Type: ApplicationFiled: March 12, 2014Publication date: September 17, 2015Applicant: International Business Machines CorporationInventors: Luiz C. Alves, William J. Clarke, Christopher R. Conklin, William V. Huott, Kevin W. Kark, Thomas J. Knips, K. Paul Muller
-
Patent number: 9136019Abstract: Embodiments relate to built-in testing of an unused element on a chip. An aspect includes concurrently performing on a chip comprising a plurality of chip elements comprising a plurality of active elements, each active element enabled to perform a respective function, and at least one unused element that is disabled from performing the respective function and configured to be selectively enabled as an active element, the respective functions of the respective active elements and a built-in self test (BIST) test of the at least one unused element. Another aspect includes inputting an input test pattern to the unused element. Another aspect includes receiving an output test pattern based on the input test pattern from the unused element. Another aspect includes comparing the input test pattern to the output test pattern. Another aspect includes determining whether the unused element passed or failed the testing based on the comparison.Type: GrantFiled: March 12, 2014Date of Patent: September 15, 2015Assignee: International Business Machines CorporationInventors: Luiz C. Alves, William J. Clarke, Christopher R. Conklin, William V. Huott, Kevin W. Kark, Thomas J. Knips, K. Paul Muller
-
Publication number: 20150168490Abstract: A system and method of a test structure for testing a chip is disclosed. The system may include a scan channel comprising a plurality of scannable latches. The scan channel may be configured to scan input data to apply to logic circuits on a chip and further configured to receive outputs from logic circuits on the chip. The system may further include, a storage configured to store unmodified a selected bit of the scan channel during a scan out of the scan channel.Type: ApplicationFiled: December 16, 2013Publication date: June 18, 2015Applicant: International Business Machines CorporationInventors: Steven M. Douskey, Ryan A. Fitch, William V. Huott, Mary P. Kusko
-
Publication number: 20150168491Abstract: A failing latch is identified on a chip including a plurality of latches with the failing latch receiving data propagated from a first set of test input latches. A diagnostic set of latches is determined which includes the failing latch and a set of related latches. The set of related latches each receives data propagated from at least one test input latch from the first set of test input latches. The set of related latches is identified from a related latches data source. One or more tests are performed on the chip and test output data is collected from the diagnostic set of latches. A related latches table may be created by tracing from a target latch.Type: ApplicationFiled: December 16, 2013Publication date: June 18, 2015Applicant: International Business Machines CorporationInventors: Steven M. Douskey, Ryan A. Fitch, William V. Huott, Mary P. Kusko