Patents by Inventor Wolfgang Rosner
Wolfgang Rosner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8363417Abstract: The present invention is directed to a printed circuit board assembly having a circuit board with opposing side edges and an open frame housing with parallel mounting frames extending along the side edges of the circuit board. Each mounting frame has a body portion having a support shelf and an overhang ledge forming a channel, the channel nesting an associated side edge of the circuit board. A mounting peg is supported to extend transversely to the entry of the channel, and temporary deforming of the ledge permits entry of the associated side edge into the channel, the circuit board having a complementary peg retention hole appropriately sized to receive the mounting peg.Type: GrantFiled: March 4, 2010Date of Patent: January 29, 2013Assignee: Seagate Technology LLCInventors: Neal Frank Gunderson, Wolfgang Rosner
-
Patent number: 8305770Abstract: Various embodiments of the present invention are directed to a printed circuit board assembly having a circuit board with opposing side edges and an open frame housing that has first and second parallel elongated mounting frames extending along the respective side edges of the circuit board. Each mounting frame has an elongated body portion forming a channel extending the length of the body, the channel serving to nest one of the side edges of the circuit board. The body of each mounting frame has one or more sets of orthogonally disposed, intersecting mounting holes that permit use of mounting holes to accommodate screws for attaching the mounting frames in a rack frame of a host system so that the circuit board is optionally supported in a side attached mode or in a bottom attached mode.Type: GrantFiled: January 27, 2010Date of Patent: November 6, 2012Assignee: Seagate Technology LLCInventors: Neal Frank Gunderson, Wolfgang Rosner
-
Patent number: 8124475Abstract: An integrated circuit arrangement contains an insulating region, which is part of a planar insulating layer, and a capacitor which contains: near and far electrode regions near and remote from the insulating region and a dielectric region. The capacitor and an active component are on the same side of the insulating layer, and the near electrode region and an active region of the component are planar and parallel to the insulating layer. The near electrode region is monocrystalline and contains multiple webs.Type: GrantFiled: March 30, 2009Date of Patent: February 28, 2012Assignee: Infineon Technologies AGInventors: Ralf Brederlow, Jessica Hartwich, Christian Pacha, Wolfgang Rösner, Thomas Schulz
-
Patent number: 8097915Abstract: A semiconductor memory device comprises a plurality of memory cells, each memory cell having a respective transistor. The transistor comprises a transistor body of a first conductivity type, a drain area and a source area each having a second conductivity type, wherein said drain area and source area are embedded in the transistor body on a first surface of said transistor body, a gate structure having a gate dielectric layer and a gate electrode. Said gate structure is arranged between said drain area and said source area. An emitter area of said first conductivity type is provided wherein said emitter area is arranged on top of said drain area.Type: GrantFiled: May 31, 2005Date of Patent: January 17, 2012Assignee: Qimonda AGInventors: Wolfgang Rösner, Franz Hofmann, Michael Specht, Martin Städele, Johannes Luyken
-
Publication number: 20110216511Abstract: The present invention is directed to a printed circuit board assembly having a circuit board with opposing side edges and an open frame housing with parallel mounting frames extending along the side edges of the circuit board. Each mounting frame has a body portion having a support shelf and an overhang ledge forming a channel, the channel nesting an associated side edge of the circuit board. A mounting peg is supported to extend transversely to the entry of the channel, and temporary deforming of the ledge permits entry of the associated side edge into the channel, the circuit board having a complementary peg retention hole appropriately sized to receive the mounting peg.Type: ApplicationFiled: March 4, 2010Publication date: September 8, 2011Applicant: SEAGATE TECHNOLOGY LLCInventors: Neal Frank Gunderson, Wolfgang Rosner
-
Publication number: 20110182045Abstract: Various embodiments of the present invention are directed to a printed circuit board assembly having a circuit board with opposing side edges and an open frame housing that has first and second parallel elongated mounting frames extending along the respective side edges of the circuit board. Each mounting frame has an elongated body portion forming a channel extending the length of the body, the channel serving to nest one of the side edges of the circuit board. The body of each mounting frame has one or more sets of orthogonally disposed, intersecting mounting holes that permit use of mounting holes to accommodate screws for attaching the mounting frames in a rack frame of a host system so that the circuit board is optionally supported in a side attached mode or in a bottom attached mode.Type: ApplicationFiled: January 27, 2010Publication date: July 28, 2011Applicant: SEAGATE TECHNOLOGY LLCInventors: Neal Frank Gunderson, Wolfgang Rosner
-
Patent number: 7820505Abstract: An integrated circuit arrangement contains an insulating region, which is part of a planar insulating layer, and a capacitor which contains: near and far electrode regions near and remote from the insulating region and a dielectric region. The capacitor and an active component are on the same side of the insulating layer, and the near electrode region and an active region of the component are planar and parallel to the insulating layer. The near electrode region is monocrystalline and contains multiple webs. Alternately, a FET is present in which: a channel region is the active region, the FET contains a web with opposing control electrodes connected by a connecting region that is isolated from the channel region by a thick insulating region. The thick insulating region is thicker than control electrode insulation regions. The control electrodes contain the same material as the far electrode region.Type: GrantFiled: September 27, 2007Date of Patent: October 26, 2010Assignee: Infineon Technologies, AGInventors: Ralf Brederlow, Jessica Hartwich, Christian Pacha, Wolfgang Rösner, Thomas Schulz
-
Patent number: 7709827Abstract: The invention relates to a vertical integrated component, a component arrangement and a method for production of a vertical integrated component. The vertical integrated component has a first electrical conducting layer, a mid layer, partly embodied from dielectric material on the first electrical conducting layer, a second electrical conducting layer on the mid layer and a nanostructure integrated in a through hold introduced in the mid layer. A first end section of the nanostructure is coupled to the first electrical conducting layer and a second end section is coupled to the second electrical conducting layer. The mid layer includes a third electrical conducting layer between two adjacent dielectric partial layers, the thickness of which is less than the thickness of at least one of the dielectric partial layers.Type: GrantFiled: October 29, 2003Date of Patent: May 4, 2010Assignee: Qimonda, AGInventors: Andrew Graham, Franz Hofmann, Wolfgang Hönlein, Johannes Kretz, Franz Kreupl, Erhard Landgraf, Johannes Richard Luyken, Wolfgang Rösner, Thomas Schulz, Michael Specht
-
Patent number: 7635867Abstract: A nanotube array and a method for producing a nanotube array. The nanotube array has a substrate, a catalyst layer, which includes one or more subregions, on the surface of the substrate and at least one nanotube arranged on the surface of the catalyst layer, parallel to the surface of the substrate. The at least one nanotube being arranged parallel to the surface of the substrate results in a planar arrangement of at least one nanotube. Therefore, the nanotube array of the invention is suitable for coupling to conventional silicon microelectronics. Therefore, according to the invention it is possible for a nanotube array to be electronically coupled to macroscopic semiconductor electronics. Furthermore, the nanotube array according to the invention may have an electrically insulating layer between the substrate and the catalyst layer.Type: GrantFiled: May 16, 2002Date of Patent: December 22, 2009Assignee: Infineon Technologies AGInventors: Andrew Graham, Franz Hofmann, Johannes Kretz, Franz Kreupl, Richard Luyken, Wolfgang Rösner
-
Publication number: 20090184355Abstract: An integrated circuit arrangement contains an insulating region, which is part of a planar insulating layer, and a capacitor which contains: near and far electrode regions near and remote from the insulating region and a dielectric region. The capacitor and an active component are on the same side of the insulating layer, and the near electrode region and an active region of the component are planar and parallel to the insulating layer. The near electrode region is monocrystalline and contains multiple webs.Type: ApplicationFiled: March 30, 2009Publication date: July 23, 2009Inventors: Ralf Brederlow, Jessica Hartwich, Christian Pacha, Wolfgang Rosner, Thomas Schulz
-
Patent number: 7368752Abstract: A DRAM memory cell is provided with a selection transistor, which is arranged horizontally at a semiconductor substrate surface and has a first source/drain electrode, a second source/drain electrode, a channel layer arranged between the first and the second source/drain electrode in the semiconductor substrate, and a gate electrode, which is arranged along the channel layer and is electrically insulated from the channel layer, a storage capacitor, which has a first capacitor electrode and a second capacitor electrode, insulated from the first capacitor electrode, one of the capacitor electrodes of the storage capacitor being electrically conductively connected to one of the source/drain electrodes of the selection transistor, and a semiconductor substrate electrode on the rear side, the gate electrode enclosing the channel layer at at least two opposite sides.Type: GrantFiled: May 6, 2004Date of Patent: May 6, 2008Assignee: Infineon Technologies AGInventors: Richard J. Luyken, Franz Hofmann, Lothar Risch, Dirk Manger, Wolfgang Rösner, Till Schlösser, Michael Specht
-
Publication number: 20080054324Abstract: An integrated circuit including a gate electrode is disclosed. One embodiment provides a transistor including a first source/drain electrode and a second source/drain electrode. A channel is arranged between the first and the second source/drain electrode in a semiconductor substrate. A gate electrode is arranged adjacent the channel layer and is electrically insulated from the channel layer. A semiconductor substrate electrode is provided on a rear side. The gate electrode encloses the channel layer at at least two opposite sides.Type: ApplicationFiled: October 29, 2007Publication date: March 6, 2008Applicant: INFINEON TECHNOLOGIES AGInventors: Richard Luyken, Franz Hofmann, Lothar Risch, Dirk Manger, Wolfgang Rosner, Till Schloesser, Michael Specht
-
Publication number: 20080038888Abstract: An integrated circuit arrangement contains an insulating region, which is part of a planar insulating layer, and a capacitor which contains: near and far electrode regions near and remote from the insulating region and a dielectric region. The capacitor and an active component are on the same side of the insulating layer, and the near electrode region and an active region of the component are planar and parallel to the insulating layer. The near electrode region is monocrystalline and contains multiple webs. Alternately, a FET is present in which: a channel region is the active region, the FET contains a web with opposing control electrodes connected by a connecting region that is isolated from the channel region by a thick insulating region. The thick insulating region is thicker than control electrode insulation regions. The control electrodes contain the same material as the far electrode region.Type: ApplicationFiled: September 27, 2007Publication date: February 14, 2008Inventors: Ralf Brederlow, Jessica Hartwich, Christian Pacha, Wolfgang Rosner, Thomas Schulz
-
Patent number: 7291877Abstract: An integrated circuit arrangement contains an insulating region, which is part of a planar insulating layer, and a capacitor which contains: near and far electrode regions near and remote from the insulating region and a dielectric region. The capacitor and an active component are on the same side of the insulating layer, and the near electrode region and an active region of the component are planar and parallel to the insulating layer. The near electrode region is monocrystalline and contains multiple webs. Alternately, a FET is present in which: a channel region is the active region, the FET contains a web with opposing control electrodes connected by a connecting region that is isolated from the channel region by a thick insulating region. The thick insulating region is thicker than control electrode insulation regions. The control electrodes contain the same material as the far electrode region.Type: GrantFiled: October 10, 2003Date of Patent: November 6, 2007Assignee: Infineon Technologies, AGInventors: Ralf Brederlow, Jessica Hartwich, Christian Pacha, Wolfgang Rösner, Thomas Schulz
-
Patent number: 7265376Abstract: A nonvolatile memory cell, memory cell arrangement, and method for production of a nonvolatile memory cell is disclosed. The nonvolatile memory cell includes a vertical field-effect transistor (FET). The FET contains a nanoelement arranged as a channel region and an electrically insulating layer. The electrically insulating layer at least partially surrounds the nanoelement and acts as a charge storage layer and as a gate-insulating layer. The electrically insulating layer is arranged such that electrical charge carriers may be selectively introduced into or removed from the electrically insulating layer and the electrical conductivity characteristics of the nanoelement may be influenced by the electrical charge carriers introduced into the electrically insulating layer.Type: GrantFiled: October 29, 2003Date of Patent: September 4, 2007Assignee: Infineon Technologies, Inc.Inventors: Andrew Graham, Franz Hofmann, Wolfgang Hönlein, Johannes Kretz, Franz Kreupl, Erhard Landgraf, Richard Johannes Luyken, Wolfgang Rösner, Thomas Schulz, Michael Specht
-
Patent number: 7214582Abstract: A semiconductor substrate and a semiconductor circuit formed therein and associated fabrication methods are provided. A multiplicity of depressions with a respective dielectric layer and a capacitor electrode are formed for realizing buried capacitors in a carrier substrate and an actual semiconductor component layer being insulated from the carrier substrate by an insulation layer.Type: GrantFiled: September 13, 2003Date of Patent: May 8, 2007Assignee: Infineon Technologies AGInventors: Franz Hofmann, Volker Lehmann, Lothar Risoh, Wolfgang Rösner, Michael Specht
-
Publication number: 20070096198Abstract: The invention relates to non-volatile memory cells. Further, the invention relates to a method for fabricating non-volatile memory cells. Memory cells are formed on a semiconductor wafer having a protruding element with a top surface. A transistor is formed having a first part, a second part, and a third part. The first part includes a first junction region and a first charge trapping layer on the top surface. The second part includes a second junction region and charge trapping layer on the top surface. The third part has a gate electrode and a gate dielectric layer at least partially on sidewalls of the protruding element. The gate electrode contacts the first and second charge trapping layers.Type: ApplicationFiled: October 28, 2005Publication date: May 3, 2007Inventors: Franz Hofmann, Johannes Luyken, Michael Specht, Wolfgang Rosner
-
Patent number: 7189988Abstract: The invention relates to a molecular electronics arrangement comprising a substrate, at least one first strip conductor having a surface and being arranged in or on the substrate, a spacer which is arranged on the surface of the at least one first strip conductor and which partially covers the surface of the at least one first strip conductor, and at least one second strip conductor which is arranged on the spacer and comprises a surface which faces the surface of the at least one first strip conductor in a plane manner. The spacer partially covers the surface of the at least one second strip conductor, and defines a pre-determined distance between the at least one first strip conductor and the at least one second strip conductor.Type: GrantFiled: July 1, 2002Date of Patent: March 13, 2007Assignee: Infineon Technologies AGInventors: Jessica Hartwich, Johannes Kretz, Richard Johannes Luyken, Wolfgang Rösner
-
Patent number: 7173302Abstract: An integrated circuit arrangement and method of fabricating the integrated circuit arrangement is described. The integrated circuit arrangement contains an insulating region and a sequence of regions which forms a capacitor. The sequence contains a near electrode region near the insulating region, a dielectric region, and a remote electrode region remote from the insulating region. The insulating region is part of an insulating layer arranged in a plane. The capacitor and an active component are arranged on the same side of the insulating layer and form a memory cell. The near electrode region and an active region of the component are arranged in a plane which lies parallel to the plane in which the insulating layer is arranged. A processor is also contained in the integrated circuit arrangement.Type: GrantFiled: October 10, 2003Date of Patent: February 6, 2007Assignee: Infineon technologies AGInventors: Ralf Brederlow, Jessica Hartwich, Christian Pacha, Wolfgang Rösner, Thomas Schulz
-
Patent number: 7157768Abstract: In a semiconductor memory, a plurality of FinFET arrangements with trapping layers or floating gate electrodes as storage mediums are present on respective top sides of fins made from semiconductor material. The material of the gate electrodes is also present on two side walls of the fins, in order to form side wall transistors, and between the gate electrodes forms parts of a word line belonging to the corresponding fin.Type: GrantFiled: November 9, 2004Date of Patent: January 2, 2007Assignee: Infineon Technologies AGInventors: Franz Hofmann, Erhard Landgraf, Wolfgang Rosner, Michael Specht, Martin Staedele