Patents by Inventor Xiaobin Wang
Xiaobin Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230147081Abstract: A method and device for temperature monitoring of a power transistor formed in a semiconductor die comprising are disclosed. A side of a temperature-sensing resistor disposed in the semiconductor die is coupled to a voltage input side of the power transistor. A controller coupled to a second side of the temperature-sensing resistor is configured to detect a voltage across the resistor and trigger a temperature related corrective action using the detected voltage.Type: ApplicationFiled: November 11, 2021Publication date: May 11, 2023Inventors: Zhenyu Wang, Jian Yin, Lingpeng Guan, Sitthipong Angkititrakul, Christopher Ben Bartholomeusz, Xiaobin Wang
-
Publication number: 20220357302Abstract: Embodiments herein relate to systems and methods for detecting aeration properties in fluids using a vibration sensor. In an embodiment, a system for fluid aeration monitoring is included having a vibration sensor configured to be mounted along a fluid flow path, and a control circuit in signal communication with the vibration sensor. The control circuit can be configured to evaluate a signal received from the vibration sensor and calculate one or more aeration parameters based on signals from the vibration sensor. Other embodiments are also included herein.Type: ApplicationFiled: July 2, 2020Publication date: November 10, 2022Inventors: Michael J. Cronin, Xiaobin Wang
-
Publication number: 20220290887Abstract: Embodiments herein relate to monitoring systems that can learn patterns of filtration system operation and then use the learned patterns to monitor ongoing filtration system operation/performance. In a first aspect, a monitoring system for an air filtration system is included having a control circuit, and a pressure sensor, wherein the pressure sensor is in electronic communication with the control circuit. The monitoring system can be configured to store data reflecting signals of the pressure sensor, evaluate the stored data representing a first time period to derive a valve operating pattern, and compare data from the pressure sensor obtained after the first time period against the derived valve operating pattern to identify an abnormal valve event.Type: ApplicationFiled: March 15, 2022Publication date: September 15, 2022Inventors: Chad M. Goltzman, Charles E. Kotasek, Peter P. Vitko, Xiaobin Wang, Matthew J. Anderson, John H. Chastain, JR., Jacob C. Savstrom
-
Patent number: 10991680Abstract: A semiconductor package comprises a land grid array substrate, a first VDMOSFET, a second VDMOSFET, and a molding encapsulation. The land grid array substrate comprises a first metal layer, a second metal layer, a third metal layer, a plurality of vias, and a resin. A series of drain pads at a bottom surface of the semiconductor package follow a “drain 1, drain 2, drain 1, and drain 2” pattern. A method for fabricating a semiconductor package. The method comprises the steps of providing a land grid array substrate; mounting a first VDMOSFET and a second VDMOSFET on the land grid array substrate; applying a wire bonding process; forming a molding encapsulation; and applying a singulation process.Type: GrantFiled: September 18, 2019Date of Patent: April 27, 2021Assignee: ALPHA AND OMEGA SEMICONDUCTOR (CAYMAN), LTD.Inventors: Yan Xun Xue, Yueh-Se Ho, Long-Ching Wang, Madhur Bobde, Xiaobin Wang, Lin Chen
-
Patent number: 10978585Abstract: A semiconductor device formed on a semiconductor substrate includes: an epitaxial layer overlaying the semiconductor substrate; a drain formed on back of the semiconductor substrate; a drain region that extends into the epitaxial layer; an active region comprising: a body disposed in the epitaxial layer; a source embedded in the body; a gate trench extending into the epitaxial layer; a gate disposed in the gate trench; an active region contact trench extending through the source and the body; and an active region contact electrode disposed within the active region contact trench; and an island region under the active region contact trench and disconnected from the body, the island region having an opposite polarity as the epitaxial layer; wherein the active region contact trench has a non-uniform depth.Type: GrantFiled: December 5, 2019Date of Patent: April 13, 2021Inventors: Anup Bhalla, Xiaobin Wang, Ji Pan, Sung-Po Wei
-
Publication number: 20210083088Abstract: A semiconductor package comprises a land grid array substrate, a first VDMOSFET, a second VDMOSFET, and a molding encapsulation. The land grid array substrate comprises a first metal layer, a second metal layer, a third metal layer, a plurality of vias, and a resin. A series of drain pads at a bottom surface of the semiconductor package follow a “drain 1, drain 2, drain 1, and drain 2” pattern. A method for fabricating a semiconductor package. The method comprises the steps of providing a land grid array substrate; mounting a first VDMOSFET and a second VDMOSFET on the land grid array substrate; applying a wire bonding process; forming a molding encapsulation; and applying a singulation process.Type: ApplicationFiled: September 18, 2019Publication date: March 18, 2021Applicant: Alpha and Omega Semiconductor (Cayman) Ltd.Inventors: Yan Xun Xue, Yueh-Se Ho, Long-Ching Wang, Madhur Bobde, Xiaobin Wang, Lin Chen
-
Patent number: 10684778Abstract: Various embodiments of the present invention are generally directed to an apparatus and associated method for updating data in a non-volatile memory array. In accordance with some embodiments, a memory block is formed with a plurality of types of memory cell sectors arranged in data pages of a first type and log pages of a second type that can be updated in-place. A first updated sector is written to a first log page while maintaining an outdated sector in an original data page, and overwritten with a second updated sector.Type: GrantFiled: September 4, 2015Date of Patent: June 16, 2020Assignee: Seagate Technology LLCInventors: Yiran Chen, Hai Li, Wenzhong Zhu, Xiaobin Wang, Yuan Yan, Harry Hongyue Liu
-
Patent number: 10665551Abstract: A trench-type metal-oxide-semiconductor field-effect transistor (MOSFET) device and a fabrication method are disclosed. A semiconductor substrate of a first conductivity type is provided. A plurality of first trenches arranged side by side in a first stripe layout extending along a first direction in a first preset area of the semiconductor substrate are formed. A plurality of second trenches arranged side by side in a second stripe layout extending along a second direction perpendicular to the first direction in a second preset area of the semiconductor substrate are formed. The plurality of first trenches and the plurality of second trenches are filled with a conductive material so as to form a plurality of control gates.Type: GrantFiled: June 21, 2018Date of Patent: May 26, 2020Assignee: ALPHA AND OMEGA SEMICONDUCTOR (CAYMAN) LTD.Inventors: Xiaobin Wang, Madhur Bobde, Paul Thorup
-
Publication number: 20200119185Abstract: A semiconductor device formed on a semiconductor substrate includes: an epitaxial layer overlaying the semiconductor substrate; a drain formed on back of the semiconductor substrate; a drain region that extends into the epitaxial layer; an active region comprising: a body disposed in the epitaxial layer; a source embedded in the body; a gate trench extending into the epitaxial layer; a gate disposed in the gate trench; an active region contact trench extending through the source and the body; and an active region contact electrode disposed within the active region contact trench; and an island region under the active region contact trench and disconnected from the body, the island region having an opposite polarity as the epitaxial layer; wherein the active region contact trench has a non-uniform depth.Type: ApplicationFiled: December 5, 2019Publication date: April 16, 2020Inventors: Anup Bhalla, Xiaobin Wang, Ji Pan, Sung-Po Wei
-
Patent number: 10593759Abstract: Semiconductor devices includes a thin epitaxial layer (nanotube) formed on sidewalls of mesas formed in a semiconductor layer. In one embodiment, a semiconductor device includes a first epitaxial layer and a second epitaxial layer formed on mesas of the semiconductor layer. The thicknesses and doping concentrations of the first and second epitaxial layers and the mesa are selected to achieve charge balance in operation. In another embodiment, the semiconductor body is lightly doped and the thicknesses and doping concentrations of the first and second epitaxial layers are selected to achieve charge balance in operation.Type: GrantFiled: July 12, 2019Date of Patent: March 17, 2020Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Hamza Yilmaz, Xiaobin Wang, Anup Bhalla, John Chen, Hong Chang
-
Patent number: 10559624Abstract: The present invention is directed to a memory cell that includes a magnetic tunnel junction (MTJ) memory element, which has a low resistance state and a high resistance state, and a two-terminal selector coupled to the MTJ memory element in series. The MTJ memory element includes a magnetic free layer and a magnetic reference layer with an insulating tunnel junction layer interposed therebetween. The two-terminal selector has an insulative state and a conductive state. The two-terminal selector in the conductive state has substantially lower resistance when switching the MTJ memory element from the low to high resistance state than from the high to low resistance state. The voltages applied to the memory cell to respectively switch the MTJ memory element from the low to high resistance state and from the high to low resistance state may be substantially same.Type: GrantFiled: February 21, 2017Date of Patent: February 11, 2020Assignee: Avalanche Technology, Inc.Inventors: Hongxin Yang, Xiaojie Hao, Jing Zhang, Xiaobin Wang, Bing K. Yen
-
Patent number: 10535764Abstract: Fabricating a semiconductor device includes: forming a first gate trench and a second gate trench in an epitaxial layer overlaying a semiconductor substrate; depositing gate material in the first gate trench to form a first gate and depositing gate material in the second gate trench to form a second gate; forming a body; forming a source; forming an active region contact trench that extends through the source and the body, and a gate contact trench within the second gate; forming an island region under the active region contact trench and disconnected from the body, the island region having an opposite polarity as the epitaxial layer; and disposing a first electrode within the active region contact trench and a second electrode within the gate contact trench.Type: GrantFiled: July 31, 2018Date of Patent: January 14, 2020Assignee: Alpha and Omega Semiconductor LimitedInventors: Anup Bhalla, Xiaobin Wang, Ji Pan, Sung-Po Wei
-
Publication number: 20200010714Abstract: Embodiments herein provide for a waterborne PVDF coating composition, the preparation method and use thereof. The coating composition includes a waterborne polyvinyl fluoride dispersion, a waterborne carboxyl acrylic resin, and a crosslinking agent. The resulting coating gives excellent film performance which is comparative to that of solvent borne PVDF formulations. Meanwhile, the coating composition requires smaller amount of crosslinking agent in the formulation, and lower heating temperature for curing process, as compared with solvent borne PVDF formulations.Type: ApplicationFiled: February 8, 2017Publication date: January 9, 2020Applicant: Akzo Nobel Coatings International B.V.Inventors: Xiaobin WANG, Weifeng DAI, Xin LV, Limin SHAO
-
Patent number: 10519561Abstract: A steering gear housing and method of manufacturing same are provided. The steering gear housing is comprised of aluminum alloy and is at least partially anodized. The steering gear housing defines a plurality of mounting apertures. A plurality of nuts is fit into a respective one of the mounting apertures for use in mounting to a vehicle. Each of the nuts defines a plurality of splines for establishing a press-fit relationship between the mounting apertures and the nuts. The method involves casting a steering gear housing defining a plurality of mounting apertures out of aluminum alloy. Next, the casted steering gear housing is at least partially anodized. After anodization, a plurality of nuts is fit into respective ones of the mounting apertures. The nuts define splines for allowing a press-fit relationship to be established between the mounting apertures and the nuts.Type: GrantFiled: June 27, 2017Date of Patent: December 31, 2019Assignee: CHINA AUTOMOTIVE SYSTEMS, INC.Inventors: Haimian Cai, Shen Li, Bokai Jin, Gangchun Xu, Min Nie, Xiaobin Wang
-
Publication number: 20190333994Abstract: Semiconductor devices includes a thin epitaxial layer (nanotube) formed on sidewalls of mesas formed in a semiconductor layer. In one embodiment, a semiconductor device includes a first epitaxial layer and a second epitaxial layer formed on mesas of the semiconductor layer. The thicknesses and doping concentrations of the first and second epitaxial layers and the mesa are selected to achieve charge balance in operation. In another embodiment, the semiconductor body is lightly doped and the thicknesses and doping concentrations of the first and second epitaxial layers are selected to achieve charge balance in operation.Type: ApplicationFiled: July 12, 2019Publication date: October 31, 2019Inventors: Hamza Yilmaz, Xiaobin Wang, Anup Bhalla, John Chen, Hong Chang
-
Patent number: 10418899Abstract: A switch circuit includes a first MOS transistor and a second MOS transistor of a same conductivity type connected in parallel between a first terminal and a second terminal. The first and second MOS transistors have respective gate terminals coupled to the control terminal to receive a control signal to turn the switch circuit on or off where the control signal transitions from a first voltage level to a second voltage level at a slow rate of change. The first MOS transistor has a first threshold voltage and the second MOS transistor has a second threshold voltage where the first threshold voltage is less than the second threshold voltage.Type: GrantFiled: April 14, 2014Date of Patent: September 17, 2019Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Sik K. Lui, Daniel S. Ng, Xiaobin Wang
-
Patent number: 10396158Abstract: Semiconductor devices are formed using a pair of thin epitaxial layers (nanotubes) of opposite conductivity type formed on sidewalls of dielectric-filled trenches. In one embodiment, a termination structure is formed in the termination area and includes a first termination cell formed in the termination area at an interface to the active area, the termination cell being formed in a mesa of the first semiconductor layer and having a first width; and an end termination cell being formed next to the first termination cell in the termination area, the end termination cell being formed in an end mesa of the first semiconductor layer and having a second width greater than the first width.Type: GrantFiled: July 26, 2018Date of Patent: August 27, 2019Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Hamza Yilmaz, Xiaobin Wang, Anup Bhalla, John Chen, Hong Chang
-
Patent number: 10224367Abstract: The present invention is directed to a memory device that includes an array of memory cells. Each of the memory cells includes a memory element connected to a two-terminal selector element. The two-terminal selector element includes a first electrode and a second electrode with a switching layer interposed therebetween. The switching layer includes a plurality of metal-rich clusters embedded in a nominally insulating matrix. One or more conductive paths are formed in the switching layer when an applied voltage to the memory cell exceeds a threshold level. Each of the memory cells may further include an intermediate electrode interposed between the memory element and the two-terminal selector element. The two-terminal selector element may further include a third electrode formed between the first electrode and the switching layer, and a fourth electrode formed between the second electrode and the switching layer.Type: GrantFiled: May 18, 2016Date of Patent: March 5, 2019Assignee: Avalanche Technology, Inc.Inventors: Hongxin Yang, Kimihiro Satoh, Xiaobin Wang
-
Patent number: D921501Type: GrantFiled: December 6, 2019Date of Patent: June 8, 2021Assignee: SHENZHEN TIANYAO TECHNOLOGY CO., LTDInventor: Xiaobin Wang
-
Patent number: D921502Type: GrantFiled: December 5, 2019Date of Patent: June 8, 2021Assignee: SHENZHEN TIANYAO TECHNOLOGY CO., LTD.Inventor: Xiaobin Wang