Patents by Inventor Yasuhito Yoshimizu
Yasuhito Yoshimizu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240164102Abstract: A semiconductor storage device includes first and second stacks, and first to fourth semiconductor layers. The first stack includes first conductive layers and first insulating layers alternately stacked in a first direction. The first semiconductor layer extends through the first stack. The second semiconductor layer extends in a second direction above the first stack and connected to the first semiconductor layer. The second stack includes second conductive layers and second insulating layers alternately stacked in the first direction. The first and second stacks are arranged in a third direction. The third semiconductor layer extends through the second stack. The fourth semiconductor layer extends in the second direction above the second stack and connected to the third semiconductor layer. A third conductive layer is in contact with upper surfaces of the second and fourth semiconductor layers. The second and fourth semiconductor layers are separated from each other in the third direction.Type: ApplicationFiled: December 21, 2023Publication date: May 16, 2024Inventors: Yasuhito YOSHIMIZU, Hiroshi NAKAKI
-
Patent number: 11984394Abstract: A semiconductor memory device including: plural first conductive layers stacked on a substrate; plural second conductive layers each stacked between the first conductive layers; a pillar that extends in a stacking direction of the first and second conductive layers and forms plural memory cells at intersections of the first and second conductive layers in a region where first and second conductive layers are arranged; a first contact plug that extends in the stacking direction of the first and second conductive layers and is connected to the first conductive layers in the region where the first and second conductive layers are arranged; and a second contact plug that extends in the stacking direction of the first and second conductive layers and is connected to the second conductive layers in the region where the first conductive layers and second conductive layers are arranged.Type: GrantFiled: March 19, 2019Date of Patent: May 14, 2024Assignee: Kioxia CorporationInventors: Keisuke Nakatsuka, Yasuhito Yoshimizu, Tomoya Sanuki, Fumitaka Arai
-
Patent number: 11923325Abstract: A memory chip unit includes a pad electrode including first and second portions, and a memory cell array. A prober includes a probe card and a movement mechanism. The probe card includes a probe electrode to be in contact with the pad electrode, and a memory controller electrically coupled to the probe electrode and executes reading and writing on the memory cell array. The movement mechanism executes a first operation that brings the probe electrode into contact with the first portion and does not bring the probe electrode into contact with the second portion, and a second operation that does not bring the probe electrode into contact with the first portion and brings the probe electrode into contact with the second portion.Type: GrantFiled: March 15, 2022Date of Patent: March 5, 2024Assignee: Kioxia CorporationInventors: Yasuhito Yoshimizu, Takashi Fukushima, Tatsuro Hitomi, Arata Inoue, Masayuki Miura, Shinichi Kanno, Toshio Fujisawa, Keisuke Nakatsuka, Tomoya Sanuki
-
Patent number: 11889698Abstract: A semiconductor storage device includes first wiring layers stacked along a first direction, a first pillar including a first semiconductor layer and extending along the first direction through the first wiring layers, a second wiring layer disposed above the first pillar in the first direction and extending along a second direction perpendicular to the first direction, a semiconductor-containing layer including a first portion disposed on an upper end of the first pillar in the first direction, a second portion contacting the first portion and formed along the second wiring layer, and a third portion contacting an upper end of the second portion and extending along a third direction perpendicular to the first direction and crossing the second direction, and a first insulating layer between each of the first and second portions of the semiconductor-containing layer and the second wiring layer. An upper surface of the third portion contains a metal.Type: GrantFiled: March 2, 2021Date of Patent: January 30, 2024Assignee: Kioxia CorporationInventors: Yasuhito Yoshimizu, Hiroshi Nakaki, Kazuaki Nakajima
-
Patent number: 11882700Abstract: A semiconductor storage device includes first and second stacks, and first to fourth semiconductor layers. The first stack includes first conductive layers and first insulating layers alternately stacked in a first direction. The first semiconductor layer extends through the first stack. The second semiconductor layer extends in a second direction above the first stack and connected to the first semiconductor layer. The second stack includes second conductive layers and second insulating layers alternately stacked in the first direction. The first and second stacks are arranged in a third direction. The third semiconductor layer extends through the second stack. The fourth semiconductor layer extends in the second direction above the second stack and connected to the third semiconductor layer. A third conductive layer is in contact with upper surfaces of the second and fourth semiconductor layers. The second and fourth semiconductor layers are separated from each other in the third direction.Type: GrantFiled: March 1, 2021Date of Patent: January 23, 2024Assignee: Kioxia CorporationInventors: Yasuhito Yoshimizu, Hiroshi Nakaki
-
Publication number: 20240014061Abstract: According to one embodiment, a cassette housing includes a storage unit, a probe card, and a container. The storage unit stores a semiconductor wafer including a plurality of nonvolatile memory chips. The probe card includes a probe. The probe is configured to be brought into contact with a pad electrode provided on the semiconductor wafer. The container contains heat transfer fluid for lowering or raising temperature of one or both of the probe card and the semiconductor wafer stored in the storage unit.Type: ApplicationFiled: September 22, 2023Publication date: January 11, 2024Inventors: Tatsuro HITOMI, Yasuhito YOSHIMIZU, Arata INOUE, Hiroyuki DOHMAE, Kazuhito HAYASAKA, Tomoya SANUKI
-
Publication number: 20240014062Abstract: According to one embodiment, when a first case-mounted memory device that includes a first memory device is not connected to a slot of a host apparatus and is stored in a second stocker, the host apparatus causes a second transport device to transport the first case-mounted memory device to the slot, and to connect it thereto. When the first case-mounted memory device is not connected to the slot and is not stored in the second stocker, the host apparatus causes a first transport device to transport the first memory device from a first stocker to a mounter, causes the mounter to mount the first memory device in a case, and causes the second transport device to transport the first case-mounted memory device to the slot and to connect it thereto.Type: ApplicationFiled: September 22, 2023Publication date: January 11, 2024Inventors: Tatsuro HITOMI, Yasuhito YOSHIMIZU, Arata INOUE, Hiroyuki DOHMAE, Kazuhito HAYASAKA, Tomoya SANUKI
-
Patent number: 11862246Abstract: A memory system has a memory cell array having a plurality of strings, the plurality of strings each having a plurality of memory cells connected in series, and a controller configured to perform control of transferring charges to be stored in the plurality of memory cells in the string or transferring charges according to stored data, between potential wells of channels in the plurality of memory cells.Type: GrantFiled: September 14, 2021Date of Patent: January 2, 2024Assignee: Kioxia CorporationInventors: Tomoya Sanuki, Yasuhito Yoshimizu, Keisuke Nakatsuka, Hideto Horii, Takashi Maeda
-
Publication number: 20230324455Abstract: According to one embodiment, a wafer includes a substrate including a first region and a second region that do not overlap each other; a first chip unit and a second chip unit each arranged on the substrate; a first electrode and a second electrode each electrically connected to the first chip unit; and a third electrode and a fourth electrode each electrically connected to the second chip unit. The first electrode and the third electrode are arranged in the first region. The second electrode and the fourth electrode are arranged in the second region. The first region is independent of a region in which the first chip unit and the second chip unit are provided.Type: ApplicationFiled: June 13, 2023Publication date: October 12, 2023Inventors: Tatsuro HITOMI, Yasuhito YOSHIMIZU, Masayuki MIURA, Arata INOUE, Hiroyuki DOHMAE, Koichi NAKAZAWA, Mitoshi MIYAOKA, Kazuhito HAYASAKA, Tomoya SANUKI
-
Patent number: 11784064Abstract: According to an embodiment, a substrate treatment apparatus includes a hair member including a noble metal, and a liquid chemical supply member to supply a liquid chemical. While a tip part of the hair member is contact with a predetermined surface of a metal, the liquid chemical is supplied onto the surface of the metal, and the metal is removed with etching.Type: GrantFiled: November 17, 2020Date of Patent: October 10, 2023Assignee: Kioxia CorporationInventors: Yasuhito Yoshimizu, Yuya Akeboshi, Fuyuma Ito, Hakuba Kitagawa
-
Publication number: 20230282289Abstract: A method of processing a memory system that includes a substrate with a connector and a semiconductor memory chip connected to the connector is provided. The method includes detaching the semiconductor memory chip from the connector, performing an annealing process with respect to the semiconductor memory chip detached from the connector, and after the annealing process, attaching the semiconductor memory chip to the connector on the substrate.Type: ApplicationFiled: August 30, 2022Publication date: September 7, 2023Inventors: Tomoya SANUKI, Hitomi TANAKA, Tatsuro HITOMI, Yasuhito YOSHIMIZU, Masayuki MIURA, Yoshihiro OHBA
-
Patent number: 11723216Abstract: According to one embodiment, a magnetic memory device includes: a plurality of first films and a plurality of second films stacked alternately; a first insulating layer passing through the plurality of first and second films; a second insulating layer passing through the plurality of first and second films and in contact with a surface of the first insulating layer; a first magnet including a first pillar portion provided between the second insulating layer and the plurality of first and second films, and a first terrace portion coupled to one end of the first pillar portion; a first interconnect layer coupled to the other end of the first pillar portion of the first magnet; and a first magnetoresistance effect element coupled to the first terrace portion of the first magnet.Type: GrantFiled: August 28, 2020Date of Patent: August 8, 2023Assignee: Kioxia CorporationInventor: Yasuhito Yoshimizu
-
Patent number: 11672112Abstract: According to one embodiment, a semiconductor memory device includes: a plurality of first insulating layers; a plurality of first interconnect layers stacked alternately with the first insulating layers; a plurality of second interconnect layers arranged adjacently to the first interconnect layers; and a separation region including a plurality of first portions provided between the first interconnect layers and the second interconnect layers, and a plurality of second portions protruding from an outer periphery of each of the first portions. The second portions are linked to each other. The first interconnect layers and the second interconnect layers are separated from each other by the first portions and the linked second portions.Type: GrantFiled: August 6, 2020Date of Patent: June 6, 2023Assignee: Kioxia CorporationInventors: Genki Kawaguchi, Yasuhito Yoshimizu, Yusuke Shima
-
Publication number: 20230114433Abstract: According to one embodiment, a stacked body includes a plurality of electrode layers stacked with an insulator interposed. A conductive via pierces the stacked body, and connects an upper layer interconnect and a lower layer interconnect. A insulating film is provided between the via and the stacked body. A distance along a diametral direction of the via between a side surface of the via and an end surface of one of the electrode layers opposing the side surface of the via is greater than a distance along the diametral direction between the side surface of the via and an end surface of the insulator opposing the side surface of the via.Type: ApplicationFiled: December 12, 2022Publication date: April 13, 2023Applicant: Kioxia CorporationInventors: Yasuhito YOSHIMIZU, Yoshiro Shimojo, Shinya Arai
-
Patent number: 11587944Abstract: A semiconductor storage device includes a substrate with a memory cell region and a first region to one side of the memory cell region. A first memory cell layer is on the substrate. A second memory cell layer is between the first memory cell layer and the substrate. A plurality of first conductive layers are stacked on each other in the first memory cell layer. A plurality of second conductive layers are stacked on each other in the second memory cell layer. A plurality of first contacts are above the first region of the substrate, extending through second conductive layer from the substrate to the first memory cell layer. The contacts are electrically insulated from the second conductive layers and electrically connected to ends of the first conductive layers in the first region.Type: GrantFiled: February 10, 2021Date of Patent: February 21, 2023Assignee: KIOXIA CORPORATIONInventor: Yasuhito Yoshimizu
-
Patent number: 11552000Abstract: According to one embodiment, a stacked body includes a plurality of electrode layers stacked with an insulator interposed. A conductive via pierces the stacked body, and connects an upper layer interconnect and a lower layer interconnect. A insulating film is provided between the via and the stacked body. A distance along a diametral direction of the via between a side surface of the via and an end surface of one of the electrode layers opposing the side surface of the via is greater than a distance along the diametral direction between the side surface of the via and an end surface of the insulator opposing the side surface of the via.Type: GrantFiled: October 26, 2020Date of Patent: January 10, 2023Assignee: Kioxia CorporationInventors: Yasuhito Yoshimizu, Yoshiro Shimojo, Shinya Arai
-
Patent number: 11545437Abstract: A semiconductor device according to one embodiment includes a substrate, a stacked body including conductive layers and insulating layers alternately stacked on the substrate, and first contact plugs individually connected to the conductive layers on an end of the stacked body. The semiconductor device includes, on the substrate, a lower layer three-dimensional structure including any of a lower layer inclined structure continuously inclined upward with respect to a flat surface of the substrate, a lower layer stepped structure inclined upward in a stepwise manner with respect to the flat surface, and a lower layer composite stepped structure in which planes parallel to the flat surface and slopes inclined upward with respect to the flat surface are alternately continuous. At least some of terrace regions being connection regions to the first contact plugs on top surfaces of the conductive layers are located on the lower layer three-dimensional structure.Type: GrantFiled: August 27, 2020Date of Patent: January 3, 2023Assignee: Kioxia CorporationInventors: Takashi Watanabe, Yasuhito Yoshimizu
-
Publication number: 20220302024Abstract: A semiconductor device includes a substrate, a first stacked film and a second stacked film each including insulating layers and electrode layers alternately provided on the substrate, and columnar portions provided in the insulating layers and electrode layers of the first stacked film, and including charge storage layers and semiconductor layers. The second stacked film further includes an insulator including first and second lower faces, the first lower face is inclined by a first angle to an upper face of one of the electrode layers in the first stacked film, the second lower face is inclined by a second angle to the upper face of the one of the electrode layers in the first stacked film, and the second angle is less than the first angle. The insulating layers and electrode layers in the second stacked film are provided below the first and second lower faces of the insulator.Type: ApplicationFiled: September 9, 2021Publication date: September 22, 2022Applicant: Kioxia CorporationInventors: Yasuhito YOSHIMIZU, Kaori UMEZAWA, Kosuke TAKAI
-
Publication number: 20220301625Abstract: A memory system has a memory cell array having a plurality of strings, the plurality of strings each having a plurality of memory cells connected in series, and a controller configured to perform control of transferring charges to be stored in the plurality of memory cells in the string or transferring charges according to stored data, between potential wells of channels in the plurality of memory cells.Type: ApplicationFiled: September 14, 2021Publication date: September 22, 2022Applicant: Kioxia CorporationInventors: Tomoya SANUKI, Yasuhito YOSHIMIZU, Keisuke NAKATSUKA, Hideto HORII, Takashi MAEDA
-
Patent number: 11450611Abstract: In one embodiment, a semiconductor device includes a substrate including two element regions that extend in a first direction parallel to a surface of the substrate and are adjacent to each other in a second direction crossing the first direction. The device further includes an interconnection layer provided above the substrate. The device further includes an insulator provided between the substrate and the interconnection layer. The device further includes a plug extending in the second direction and in a third direction crossing the first and second directions in the insulator, provided on each of the element regions, and electrically connected to the element regions and the interconnection layer.Type: GrantFiled: September 9, 2020Date of Patent: September 20, 2022Assignee: Kioxia CorporationInventors: Tomoya Sanuki, Keisuke Nakatsuka, Yasuhito Yoshimizu