Patents by Inventor Yasushi Matsubara
Yasushi Matsubara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11895349Abstract: A synchronous shift of video/audio data between a plurality of display system devices is suppressed. A synchronous control device includes a coded-data adjustment unit 312 or a video and audio data adjustment unit 314 configured to perform frame adjustment based on a predetermined frame adjustment instruction by inserting predetermined frame data into a plurality of pieces of frame data in a chronological order or deleting a piece of frame data from the plurality of pieces of frame data, a video and audio data output unit 315 configured to sequentially output each piece of frame data subjected to the frame adjustment, and a video and audio data output time-point adjustment unit 316 configured to compare a reference time point for outputting each piece of the frame data with an output time point at which each piece of the frame data is output.Type: GrantFiled: May 15, 2020Date of Patent: February 6, 2024Assignee: Nippon Telegraph and Telephone CorporationInventors: Masato Ono, Takahide Hoshide, Yasushi Matsubara, Shinji Fukatsu, Kenichi Minami
-
Patent number: 11810607Abstract: A memory cell comprises first, second, third, and fourth transistors individually comprising a transistor gate. First and second ferroelectric capacitors individually have one capacitor electrode elevationally between the transistor gates of the first, second, third, and fourth transistors. Other memory cells are disclosed, as are arrays of memory cells.Type: GrantFiled: February 25, 2021Date of Patent: November 7, 2023Assignee: Micron Technology, Inc.Inventor: Yasushi Matsubara
-
Patent number: 11798634Abstract: Methods, systems, and devices for sequential voltage control for a memory device are described. A memory device may have various voltage sources that support different voltage levels used in various operations of the memory device. Voltage sources of a memory device may be disabled under some circumstances, such as when the memory device is idled, or operated in a low-power or powered-down mode, among other circumstances. In accordance with examples as disclosed herein, voltage sources of a memory device or memory die may be sequentially enabled or sequentially disabled. For example, voltage sources may be enabled in an order from voltage sources having relatively higher nominal voltages to voltage sources having relatively lower voltages, or disabled in an order from voltage sources having relatively lower nominal voltages to voltage sources having relatively higher voltages.Type: GrantFiled: February 18, 2022Date of Patent: October 24, 2023Assignee: Micron Technology, Inc.Inventors: Ki-Jun Nam, Takamasa Suzuki, Yantao Ma, Yasushi Matsubara
-
Patent number: 11749366Abstract: Disclosed herein is an apparatus that includes a fuse array circuit including a plurality of fuse sets each assigned to a corresponding one of a plurality of fuse addresses and configured to operatively store a fuse data, and a first circuit configured to generate and sequentially update a fuse address to sequentially read the fuse data from the plurality of fuse sets. The first circuit is configured to change a frequency of updating the fuse address based on a first signal.Type: GrantFiled: January 18, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Yasushi Matsubara, Alan Wilson, Minoru Someya
-
Patent number: 11742013Abstract: Methods and apparatuses for erasing data on a plurality of ferroelectric memory cells in a memory cell array in a memory apparatus are disclosed. An example apparatus includes: a memory cell array including a first plurality of word lines; a digit line; and a plurality of ferroelectric memory cells; a control circuit that provides a section select signal and a word line select signal to select a second plurality of word lines among the first plurality of word lines responsive to an address; and an address decoder that activates the second plurality of word lines. Each ferroelectric memory cell includes: a ferroelectric capacitor having a first terminal coupled to a cell plate node and a second terminal coupled to a selection circuit that couples the digit line to the second terminal responsive to a signal on a corresponding word line of the second plurality of word lines.Type: GrantFiled: March 24, 2021Date of Patent: August 29, 2023Assignee: Micron Technology, Inc.Inventors: Kiyotake Sakurai, Yasushi Matsubara
-
Patent number: 11721372Abstract: Methods, systems, and devices for system and method for reading and writing memory management data through a non-volatile cell based register are described. A memory device may include a set of latch units addressable via a set of row lines and a set of column lines. Each latch unit may include a sense amplifier coupled with a first line and a first non-volatile capacitor coupled with the first line and a second line, where the first capacitor is configured to store a charge representing one or more bits. Additionally, each latch unit may include a second capacitor coupled with the first line and a third line, where the second capacitor is configured to amplify a voltage at the first line based on the charge stored in the first capacitor.Type: GrantFiled: August 25, 2022Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Yasushi Matsubara, Yusuke Jono, Donald Martin Morgan, Nobuo Yamamoto
-
Publication number: 20230230648Abstract: Disclosed herein is an apparatus that includes a fuse array circuit including a plurality of fuse sets each assigned to a corresponding one of a plurality of fuse addresses and configured to operatively store a fuse data, and a first circuit configured to generate and sequentially update a fuse address to sequentially read the fuse data from the plurality of fuse sets. The first circuit is configured to change a frequency of updating the fuse address based on a first signal.Type: ApplicationFiled: January 18, 2022Publication date: July 20, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Yasushi Matsubara, Alan Wilson, Minoru Someya
-
Publication number: 20230109187Abstract: Methods, systems, and devices for grouping power supplies for a power saving mode are described to configure a memory device with groups of internal power supplies whose voltage levels may be successively modified according to a group order signaled by an on-die timer. For example, when the memory device enters a deep sleep mode, respective voltage levels of a first group of internal power supplies may be modified to respective external power supply voltage levels at a first time, respective voltage levels of a second group of internal power supplies may be modified to respective external power supply voltage levels at a second time, and so on. When the memory device exits the deep sleep mode, the groups of internal voltage supplies may be modified from the respective external power supply voltage levels to respective operational voltage levels in a group order that is opposite to the entry group order.Type: ApplicationFiled: October 5, 2022Publication date: April 6, 2023Inventors: Ki-Jun Nam, Yantao Ma, Yasushi Matsubara, Takamasa Suzuki
-
Patent number: 11615828Abstract: Apparatuses and methods related to power domain boundary protection in memory. A number of embodiments can include using a voltage detector to monitor a floating power supply voltage used to power a number of logic components while a memory device operates in a reduced power mode, and responsive to the voltage detector detecting that the floating power supply voltage reaches a threshold value while the memory device is in the reduced power mode, providing a control signal to protection logic to prevent a floating output signal driven from one or more of the logic components from being provided across a power domain boundary to one or more of a different number of logic components.Type: GrantFiled: November 11, 2021Date of Patent: March 28, 2023Assignee: Micron Technology, Inc.Inventors: Ki-Jun Nam, Hiroshi Akamatsu, Takamasa Suzuki, Yasushi Matsubara
-
Publication number: 20230068011Abstract: Methods, systems, and devices for system and method for reading and writing memory management data through a non-volatile cell based register are described. A memory device may include a set of latch units addressable via a set of row lines and a set of column lines. Each latch unit may include a sense amplifier coupled with a first line and a first non-volatile capacitor coupled with the first line and a second line, where the first capacitor is configured to store a charge representing one or more bits. Additionally, each latch unit may include a second capacitor coupled with the first line and a third line, where the second capacitor is configured to amplify a voltage at the first line based on the charge stored in the first capacitor.Type: ApplicationFiled: August 25, 2022Publication date: March 2, 2023Inventors: Yasushi Matsubara, Yusuke Yono, Donald Martin Morgan, Nobuo Yamamoto
-
Patent number: 11508458Abstract: Methods, systems, and devices related to access schemes for access line faults in a memory device are described. In one example, a method may include isolating a first word line of a section of a memory device from a voltage source (e.g., a deselection voltage source) during a first portion of a period when the first word line is deselected, and coupling the first word line with the voltage source during a second portion of the period when the first word line is deselected based on determining that an access operation is performed during the second portion of the period when the word line is deselected. In some examples, the method may include identifying that the first word line is associated with a fault, such as a short circuit fault with a digit line of the memory device.Type: GrantFiled: January 15, 2021Date of Patent: November 22, 2022Assignee: Micron Technology, Inc.Inventor: Yasushi Matsubara
-
Patent number: 11487346Abstract: Methods, systems, and devices for grouping power supplies for a power saving mode are described to configure a memory device with groups of internal power supplies whose voltage levels may be successively modified according to a group order signaled by an on-die timer. For example, when the memory device enters a deep sleep mode, respective voltage levels of a first group of internal power supplies may be modified to respective external power supply voltage levels at a first time, respective voltage levels of a second group of internal power supplies may be modified to respective external power supply voltage levels at a second time, and so on. When the memory device exits the deep sleep mode, the groups of internal voltage supplies may be modified from the respective external power supply voltage levels to respective operational voltage levels in a group order that is opposite to the entry group order.Type: GrantFiled: June 2, 2020Date of Patent: November 1, 2022Assignee: Micron Technogy, Inc.Inventors: Ki-Jun Nam, Yantao Ma, Yasushi Matsubara, Takamasa Suzuki
-
Patent number: 11462249Abstract: Methods, systems, and devices for reading and writing memory management data using a non-volatile cell based register are described. A memory device may include a set of latch units addressable via a set of row lines and a set of column lines. Each latch unit may include a sense amplifier coupled with a first line and a first non-volatile capacitor coupled with the first line and a second line, where the first capacitor is configured to store a charge representing one or more bits. Additionally, each latch unit may include a second capacitor coupled with the first line and a third line, where the second capacitor is configured to amplify a voltage at the first line based on the charge stored in the first capacitor.Type: GrantFiled: June 30, 2020Date of Patent: October 4, 2022Assignee: Micron Technology, Inc.Inventors: Yasushi Matsubara, Yusuke Jono, Donald Martin Morgan, Nobuo Yamamoto
-
Patent number: 11450403Abstract: Disclosed herein is an apparatus that includes a first address generator generating a first address in response to a clock signal; a second address generator generating a second address corresponding to the first address; a first detection circuit activating a first signal when the second address matches with a third address; a second detection circuit activating a second signal when the second address indicates a predetermined state; a first latch circuit latching the first address in response to the first signal; a second latch circuit latching the first address in response to the second signal; a third detection circuit activating a third signal when the first address matches with an address stored in the first latch circuit; a fourth detection circuit activating a fourth signal when the first address matches with an address stored in the second latch circuit; and a first selector selecting the third or fourth signal.Type: GrantFiled: August 4, 2021Date of Patent: September 20, 2022Assignee: Micron Technology, Inc.Inventor: Yasushi Matsubara
-
Publication number: 20220246219Abstract: Methods, systems, and devices for sequential voltage control for a memory device are described. A memory device may have various voltage sources that support different voltage levels used in various operations of the memory device. Voltage sources of a memory device may be disabled under some circumstances, such as when the memory device is idled, or operated in a low-power or powered-down mode, among other circumstances. In accordance with examples as disclosed herein, voltage sources of a memory device or memory die may be sequentially enabled or sequentially disabled. For example, voltage sources may be enabled in an order from voltage sources having relatively higher nominal voltages to voltage sources having relatively lower voltages, or disabled in an order from voltage sources having relatively lower nominal voltages to voltage sources having relatively higher voltages.Type: ApplicationFiled: February 18, 2022Publication date: August 4, 2022Inventors: Ki-Jun Nam, Takamasa Suzuki, Yantao Ma, Yasushi Matsubara
-
Publication number: 20220224957Abstract: A synchronous shift of video/audio data between a plurality of display system devices is suppressed. A synchronous control device includes a coded-data adjustment unit 312 or a video and audio data adjustment unit 314 configured to perform frame adjustment based on a predetermined frame adjustment instruction by inserting predetermined frame data into a plurality of pieces of frame data in a chronological order or deleting a piece of frame data from the plurality of pieces of frame data, a video and audio data output unit 315 configured to sequentially output each piece of frame data subjected to the frame adjustment, and a video and audio data output time-point adjustment unit 316 configured to compare a reference time point for outputting each piece of the frame data with an output time point at which each piece of the frame data is output.Type: ApplicationFiled: May 15, 2020Publication date: July 14, 2022Inventors: Masato Ono, Takahide Hoshide, Yasushi Matsubara, Shinji Fukatsu, Kenichi Minami
-
Publication number: 20220210295Abstract: To more reliably control synchronous between pieces of video/audio data from a plurality of imaging system devices. A synchronous control unit 15 that synchronizes a plurality of pieces of video/audio data transmitted individually from a plurality of imaging system devices 2 includes a frame acquisition unit 151 configured to acquire a plurality of pieces of frame data from the pieces of video/audio data and assign a frame timestamp based on an acquisition time to each of the plurality of pieces of frame data, for each of the pieces of the video/audio data, and a frame shaping unit 152 configured to assign a new frame timestamp to the plurality of pieces of frame data based on a value of the frame timestamp so that start times of the plurality of pieces of frame data that are close in time among the plurality of pieces of video/audio data are equal to each other, and time intervals between the plurality of pieces of frame data are equal to each other.Type: ApplicationFiled: May 15, 2020Publication date: June 30, 2022Inventors: Masato Ono, Takahide Hoshide, Yasushi Matsubara, Shinji Fukatsu, Kenichi Minami
-
Publication number: 20220199120Abstract: To suppress an unnatural movement of a moving object at a connection point when a plurality of pieces of video data are connected to each other. A frame acquisition unit 22 acquires pieces of frame data captured at the same time, from the pieces of video data input from cameras C1 and C2. A prohibited-region setting unit 24 sets a prohibited region that is not set as a calculation target when a seam is calculated, based on a position of an object detected in an overlap region between adjacent pieces of frame data and a movement direction of the object. A seam calculation unit 25 calculates a seam between pieces of frame data adjacent to each other, without setting a pixel included in the prohibited region as the calculation target of seam calculation. A connection-frame output unit 26 connects pieces of frame data in accordance with the seam and outputs connection frame data 15.Type: ApplicationFiled: April 3, 2020Publication date: June 23, 2022Inventors: Masato Ono, Takahide Hoshide, Yasushi Matsubara, Shinji Fukatsu, Kenichi Minami
-
Publication number: 20220180639Abstract: Objects are tracked in real time in a composed video acquired by joining a plurality of videos. A grouping candidate determining unit 12 extracts objects present within an overlapping area, in which pieces of frame data are overlapped, among objects that have been detected and tracked in each of a plurality of pieces of frame data that were captured at the same time as candidate objects. A grouping unit 13 arranges a plurality of candidate objects of which a degree of overlapping is equal to or larger than a predetermined threshold as a group, and an integration unit 14 assigns integration object IDs to groups and objects that have not been grouped.Type: ApplicationFiled: April 10, 2020Publication date: June 9, 2022Inventors: Masato ONO, Takahide HOSHIDE, Yasushi MATSUBARA, Shinji FUKATSU, Kenichi MINAMI
-
Patent number: 11276455Abstract: A memory device is provided. The memory device includes a memory bank configured to store data in one or more memory cells. The memory device further includes a sense amplifier and associated circuitry configured to detect a first threshold representative of a first external voltage ramping down during a power off of the memory device, and one or more switches triggered via the sense amplifier and associated circuitry to provide for a power off sequence for the memory bank based on using a second external voltage ramping down during the power off of the memory device.Type: GrantFiled: October 28, 2020Date of Patent: March 15, 2022Assignee: Micron Technology, Inc.Inventors: Takamasa Suzuki, Yasushi Matsubara, John D. Porter, Ki-Jun Nam