Patents by Inventor Yi Song
Yi Song has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11935593Abstract: An apparatus includes a control circuit configured to connect to memory cells connected in series in NAND strings. Each NAND string includes a plurality of data memory cells coupled to a plurality of data word lines in series with a plurality of dummy memory cells connected to a plurality of dummy word lines. The control circuit configured to apply a first dummy word line voltage to one or more dummy word lines of the plurality of dummy word lines in a verify step of a program operation to program data memory cells. The control circuit is configured to apply a second dummy word line voltage to the one or more dummy word lines in a read operation to read the data memory cells.Type: GrantFiled: May 25, 2022Date of Patent: March 19, 2024Assignee: SanDisk Technologies LLCInventors: Yi Song, Jiahui Yuan, Xiang Yang
-
Publication number: 20240086074Abstract: An apparatus includes a control circuit configured to connect to NAND strings that are connected to bit lines, where each bit line is connected to a plurality of NAND strings in a corresponding plurality of regions of a block. The control circuit is configured to apply a read voltage in read operations directed to NAND strings of the plurality of regions of the block and subsequently adjust the read voltage by a first predetermined amount for read operations directed to NAND strings of a first region of the block. The control circuit is further configured to adjust the read voltage by a second predetermined amount for read operations directed to NAND strings of a second region of the block. The first and second predetermined amounts are based on respective locations of the first and second regions in the block.Type: ApplicationFiled: September 8, 2022Publication date: March 14, 2024Applicant: SanDisk Technologies LLCInventors: Yi Song, Jiahui Yuan, Yanjie Wang
-
Publication number: 20240081056Abstract: A double patterning method of manufacturing select gates and word lines is provided in the present invention, including forming first string patterns composed of word line patterns and select gate patterns on a target layer, forming a conformal spacer layer on first string patterns, wherein the spacer layer forms trenches between first string patterns, forming a fill layer filling up the trenches on the spacer layer, removing fill layer outside of the trenches, so that fill layer in the trenches forms second string patterns, wherein the second string patterns and the first string patterns are spaced apart, removing exposed spacer layer, so that the first string patterns and the second string patterns constitute target patterns spaced apart from each other on the target layer, and performing an etching process using those target patterns as a mask to remove exposed target layer, so as to form word lines and select gates.Type: ApplicationFiled: April 25, 2023Publication date: March 7, 2024Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Yi-Yeh Chuang, Zih-Song Wang, Li-Ta Chen, Shun-Yu Gao
-
Publication number: 20240056998Abstract: Described herein is a system with a first network element and a second network element. The first network element contains a processor configured to synchronize with the second network element; and maintain synchronization with the second network element. The first network element is a small cell eNB and the second network element is one of the following: a macro cell enhanced node-B (eNB); or a small cell eNB.Type: ApplicationFiled: October 23, 2023Publication date: February 15, 2024Inventors: Hua Xu, Shiwei Gao, Yajun Zhu, Zhijun Cai, Chandra Sekhar Bontu, Yi Song
-
Patent number: 11902350Abstract: This application provides a video processing method and apparatus. The method includes: adding, by a server, perception attribute information of an object and spatial location information of the object to a video bitstream or a video file, and encapsulating the video bitstream or the video file, where the perception attribute information is used to indicate a property presented when the object is perceived by a user; and obtaining, by a terminal device, the video bitstream or the video file that carries the perception attribute information of the object and the spatial location information of the object, and performing perception rendering on a perception attribute of the object based on behavior of the user, the perception attribute information of the object and the spatial location information of the object.Type: GrantFiled: November 24, 2020Date of Patent: February 13, 2024Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Yi Song, Peiyun Di, Xuhong Zeng, Maozheng Liu, Jun Zha, Jiantong Zhou
-
Publication number: 20240046996Abstract: In a non-volatile memory, to achieve a shallow and tight erased threshold voltage distribution, a process is performed that includes erasing a group of non-volatile memory cells, identifying a first set of the bit lines that are connected to non-volatile memory cells of the group that are erased past a lower limit for erased non-volatile memory cells and identifying a second set of the bit lines that are connected to non-volatile memory cells of the group that are not erased past the lower limit for erased non-volatile memory cells, and applying programming to non-volatile memory cells connected to the first set of bit lines while inhibiting programming for non-volatile memory cells connected to the second set of bit lines.Type: ApplicationFiled: August 5, 2022Publication date: February 8, 2024Applicant: SanDisk Technologies LLCInventors: Yi Song, Yanjie Wang, Jiahui Yuan
-
Publication number: 20240047000Abstract: An erase process for a group of non-volatile memory cells comprises applying doses of erasing to the group and performing erase verify between pairs of successive doses of erasing. The time needed to complete the erase process can be reduced by optimizing the order of performing erase verify. For example, erase verify can be performed by separately performing erase verify for multiple portions of the group in order from previously determined slowest erasing portion of the group to previously determined fastest erasing portion of the group, and aborting the performing of erase verify prior to completion of erase verify for all of the portions of the group in response to a number erase errors exceeding a limit.Type: ApplicationFiled: July 26, 2022Publication date: February 8, 2024Applicant: SanDisk Technologies LLCInventors: Yi Song, Lito De La Rama, Xiaochen Zhu
-
Patent number: 11894071Abstract: A system has been described that performs differential temperature compensation based on a differential between the temperature at time of programming and temperature at time of reading for a set of data. Differential temperature compensation is useful for bulk programming/reading (e.g., many pages of data) and/or programming/reading super pages of data (multiple pages residing on different memory die).Type: GrantFiled: December 13, 2021Date of Patent: February 6, 2024Assignee: SanDisk Technologies LLCInventors: Yi Song, Dengtao Zhao, Sarath Puthenthermadam, Jiahui Yuan
-
Publication number: 20240038315Abstract: An apparatus is provided that includes a block including a word line coupled to a plurality of memory cells, and a control circuit coupled to the word line. The control circuit is configured to program the plurality of memory cells by applying program pulses to the word line in a plurality of program loops, determining a first count of a number of the program loops used to complete programming a first subset of the plurality of memory cells to a first programmed state, first comparing the first count to a corresponding first lower limit and a corresponding first upper limit, and determining whether programming the plurality of memory cells has failed based on a result of the first comparing step.Type: ApplicationFiled: July 26, 2022Publication date: February 1, 2024Applicant: SanDisk Technologies LLCInventors: Yi Song, Sarath Puthenthermadam, Jiahui Yuan
-
Utilizing data pattern effect to control read clock timing and bit line kick for read time reduction
Patent number: 11887674Abstract: A memory apparatus and method of operation is provided. The apparatus includes memory cells each connected to one of a plurality of word lines. The memory cells are disposed in strings coupled to one of a plurality of bit lines and are configured to retain a threshold voltage corresponding to one of a plurality of data states. A control means is configured to read each of the memory cells in a read operation. For each one of the memory cells, the control means is also configured to offset at least one of a bit line settling time and a kick voltage during the read operation based on a probability of at least one neighboring one of the plurality of bit lines being coupled to the memory cells retaining the threshold voltage corresponding to a different one of the plurality of data states than the one of the memory cells.Type: GrantFiled: March 29, 2022Date of Patent: January 30, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Yanjie Wang, Guirong Liang, Xiaoyu Che, Yi Song -
Publication number: 20240029804Abstract: An apparatus is provided that includes a block of memory cells and a control circuit coupled to the block of memory cells. The control circuit is configured to perform an erase operation on the block of memory cells by determining a first count of a number of times that the block of memory cells previously has been programmed and erased, determining a threshold number based on the first count, and determining whether the erase operation passed or failed based on the threshold number.Type: ApplicationFiled: July 20, 2022Publication date: January 25, 2024Applicant: SanDisk Technologies LLCInventors: Yi Song, Xiaochen Zhu, Jiahui Yuan, Lito De La Rama
-
Patent number: 11876136Abstract: Embodiments of the invention are directed to a semiconductor device structure that includes a first channel region over a substrate, a second channel region over the first channel region, and a merged source or drain (S/D) region over the substrate and adjacent to the first channel region and the second channel region. The merged S/D region is communicatively coupled to the first channel region and the second channel region. A wrap-around S/D contact is configured such that it is on a top surface, sidewalls, and a bottom surface of the merged S/D region.Type: GrantFiled: February 1, 2022Date of Patent: January 16, 2024Assignee: International Business Machine CorporationInventors: Yi Song, Praveen Joseph, Andrew Greene, Kangguo Cheng
-
Publication number: 20240006002Abstract: To remedy short term data retention issues, a system creates a gate to channel voltage differential for non-volatile memory cells between programming and verifying in order to accelerate the effects of the short term data retention issue. That is, the gate to channel voltage differential will accelerate the migrating of electrons out of shallow traps. In some embodiments, the gate to channel voltage differential comprises a higher voltage at the channel in comparison to the gate. In some embodiments, the programming comprises applying doses of a programming signal and the gate to channel voltage differential is only created for a subset of the time periods between doses of the programming signal.Type: ApplicationFiled: June 29, 2022Publication date: January 4, 2024Applicant: SanDisk Technologies LLCInventors: Yi Song, Jiacen Guo, Jiahui Yuan
-
Publication number: 20230410906Abstract: An apparatus includes a control circuit configured to connect to memory cells connected in series in NAND strings. Each NAND string includes a plurality of data memory cells coupled to a plurality of data word lines in series with a plurality of dummy memory cells connected to a plurality of dummy word lines. The control circuit configured to apply a first dummy word line voltage to one or more dummy word lines of the plurality of dummy word lines in a verify step of a program operation to program data memory cells. The control circuit is configured to apply a second dummy word line voltage to the one or more dummy word lines in a read operation to read the data memory cells.Type: ApplicationFiled: May 25, 2022Publication date: December 21, 2023Applicant: SanDisk Technologies LLCInventors: Yi Song, Jiahui Yuan, Xiang Yang
-
Publication number: 20230395157Abstract: In order to achieve tight and uniform erased threshold voltage distributions in a non-volatile memory system that includes non-volatile memory cells arranged in blocks that have multiple sub-blocks and has an erase process using gate induced drain leakage (GIDL) to generate charge carriers that change threshold voltage of the memory cells, the magnitude of the GIDL is adjusted separately for the sub-blocks.Type: ApplicationFiled: June 3, 2022Publication date: December 7, 2023Applicant: SanDisk Technologies LLCInventors: Yi Song, Jiahui Yuan, Yanjie Wang
-
Patent number: 11832201Abstract: Described herein is a system with a first network element and a second network element. The first network element contains a processor configured to synchronize with the second network element; and maintain synchronization with the second network element. The first network element is a small cell eNB and the second network element is one of the following: a macro cell enhanced node-B (eNB); or a small cell eNB.Type: GrantFiled: June 13, 2022Date of Patent: November 28, 2023Assignee: MALIKIE INNOVATIONS LIMITEDInventors: Hua Xu, Shiwei Gao, Yajun Zhu, Zhijun Cai, Chandra Sekhar Bontu, Yi Song
-
Publication number: 20230368846Abstract: Technology is disclosed herein for a memory system that compensates for different programming speeds in two sets of memory cells when reading those two sets of memory cells. The memory system programs a group of the memory cells to one or more data states. In one aspect, the memory cells are not verified during programming. The group has a first set of memory cells that program at a first speed and a second set of memory cells that program at a second speed. The memory system reads the first set of the memory cells with a first set of read parameters and reads the second set of the memory cells with a second set of read parameters. The first set of read parameters are different from the second set of read parameters to compensate for the different programming speeds.Type: ApplicationFiled: May 10, 2022Publication date: November 16, 2023Applicant: SanDisk Technologies LLCInventors: Jiacen Guo, Xiaochen Zhu, Xiang Yang, Lito De La Rama, Yi Song, Jiahui Yuan
-
Publication number: 20230348311Abstract: A method of performing 3D printing of a silicon component includes adding powdered silicon to a 3D printing tool. For each the powdered silicon, forming a layer of the powder bed to a pre-determined thickness, directing a high-powered beam in a pre-determined pattern into the powder-bed to melt the powdered silicon. After no further layers are needed, the silicon component is cooled at a pre-determined temperature ramp-down rate. In a fully dense printing method, buffer layers of silicon are initially printed on a steel substrate, and then layers of silicon for the actual component are printed on top of the buffer layers using a double printing method. In a fully dense and crack free printing method, one or more heaters and thermal insulation are used to minimize temperature gradient during Si printing, in-situ annealing, and cooling.Type: ApplicationFiled: April 26, 2021Publication date: November 2, 2023Inventors: Seyedalireza TORBATISARRAF, Abhinav Shekhar RAO, Jihong CHEN, Yi SONG, Jerome HUBACEK, Vijay NITHIANANTHAN
-
Patent number: 11791001Abstract: A memory system reads data from non-volatile memory cells using a set of read compare voltages to determine which data state the memory cells are in, where each data state is associated with predetermined data values. The read compare voltages are determined dynamically based on a difference between memory cell current at time of programming and memory cell current at time of reading.Type: GrantFiled: March 21, 2022Date of Patent: October 17, 2023Assignee: SANDISK TECHNOLOGIES LLCInventors: Yi Song, Jiahui Yuan, Dengtao Zhao
-
Publication number: 20230319272Abstract: This application provides encoding and decoding methods and apparatuses for an enhancement layer. The encoding method includes: an encoder obtains a reconstructed block of a base layer of a to-be-encoded picture block; calculates a difference between corresponding pixels in the to-be-encoded picture block and the reconstructed block of the base layer to obtain a residual block of an enhancement layer of the to-be-encoded picture block; determines a transform-block partitioning manner of the residual block of the enhancement layer; and performs transformation on the residual block of the enhancement layer based on the transform-block partitioning manner. This application can simplify a processing procedure for the encoder and improve encoding efficiency of the encoder. In addition, compression efficiency of the residual block can be improved more effectively by using an adaptive TU partitioning method.Type: ApplicationFiled: June 7, 2023Publication date: October 5, 2023Inventors: Yi SONG, Peiyun DI, Shaolin CHEN, Yixuan ZHANG