Having Structure To Improve Output Signal (e.g., Antiblooming Drain) Patents (Class 257/223)
-
Patent number: 8349631Abstract: A method for fabricating a TFT array substrate includes following steps. A gate pattern and a first pad pattern are formed on a substrate. A gate insulation layer and a semiconductor layer covering the two patterns are sequentially formed. A patterned photoresist layer having different resist blocks is formed, and patterns and thicknesses of the resist blocks in different regions are adjusted. The semiconductor layer and the gate insulation layer above the first pad pattern are removed through performing an etching process and reducing a thickness of the patterned photoresist layer. After removing the patterned photoresist layer, a source pattern, a drain pattern, and a second pad pattern electrically connected to the first pad pattern are formed. A patterned passivation layer is formed on the gate insulation layer and has a second opening exposing the source pattern or the drain pattern and a third opening exposing the second pad pattern.Type: GrantFiled: September 6, 2011Date of Patent: January 8, 2013Assignee: Au Optronics CorporationInventors: Shine-Kai Tseng, Han-Tu Lin, Shiun-Chang Jan, Kuo-Lung Fang
-
Patent number: 8338868Abstract: An image sensor with a shared photodiode is provided. The image sensor includes at least two unit pixels, each of which includes a photodiode, a diffusion region which gathers electrons from the photodiode, a transfer transistor which connects the photodiode with the diffusion region, and a readout circuit which reads out a signal from the diffusion region. Photodiodes of neighboring unit pixels are disposed symmetrically to be adjacent to one another to form a shared photodiode. The image sensor does not have a STI region which causes a dark current restricting its performance and does not require a basic minimum design factor (a distance or an area) related to a STI region. A region corresponding to a STI region may be used as a region of a photodiode or for additional pixel scaling. Therefore, a limitation in scaling of a photodiode is overcome, and pixel performance is improved in spite of pixel scaling.Type: GrantFiled: November 25, 2009Date of Patent: December 25, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Bong Ki Mheen, Albert J. P. Theuwissen, Jae Sik Sim, Mi Ran Park, Yong Hwan Kwon, Eun Soo Nam
-
Patent number: 8299469Abstract: According to an embodiment of the present invention, a thin film transistor array panel includes a gate line and a data line insulated from each other on an insulating substrate where the gate line and the data line cross each other to define a pixel region, a thin film transistor (TFT) disposed at an intersection of the gate line and the data line, a floating electrode where at least a portion of the floating electrode overlaps the data line, and a pixel electrode disposed at the pixel region where the pixel electrode is connected to the TFT and overlaps the at least a portion of the floating electrode.Type: GrantFiled: June 14, 2007Date of Patent: October 30, 2012Assignee: Samsung Display Co., Ltd.Inventor: Jong-woong Chang
-
Patent number: 8273614Abstract: To reduce variation among TFTs in manufacture of a semiconductor device including n-type thin film transistors and p-type thin film transistors. Further, another object of the present invention is to reduce the number of masks and manufacturing steps, and manufacturing time. A method of manufacturing a semiconductor device includes forming an island-shaped semiconductor layer of a first thin film transistor, then, forming an island-shaped semiconductor layer of the second thin film transistor. In the formation of the island-shaped semiconductor layer of the second thin film transistor, a gate insulating film in contact with the island-shaped semiconductor layer of the second thin film transistor is used as a protection film (an etching stopper film) for the island-shaped semiconductor layer of the first thin film transistor.Type: GrantFiled: July 23, 2010Date of Patent: September 25, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kunio Hosoya, Saishi Fujikawa
-
Patent number: 8274104Abstract: A repair structure including a substrate, at least one first conducting line, a first insulating layer, at least one second conducting line and a repair connecting layer is provided. The at least one first conducting line is disposed on the substrate. The first insulating layer is disposed over the substrate to cover the first conducting line. The second conducting line is disposed over the first insulating layer. The second insulating layer covers the second conducting line and the first insulating layer. The repair connecting layer is disposed on the second insulating layer. In particular, the repair connecting layer is electrically connected to the first conducting line. The repair connecting layer overlaps the second conducting line but is electrically insulated from the second conducting line.Type: GrantFiled: December 6, 2006Date of Patent: September 25, 2012Assignee: Au Optronics CorporationInventor: An-Hsu Lu
-
Publication number: 20120235212Abstract: Embodiments of a pixel including a photosensitive region formed in a surface of a substrate and an overflow drain formed in the surface of the substrate at a distance from the photosensitive area, an electrical bias of the overflow drain being variable and controllable. Embodiments of a pixel including a photosensitive region formed in a surface of a substrate, a source-follower transistor coupled to the photosensitive region, the source-follower transistor including a drain, and a doped bridge coupling the photosensitive region to the drain of the source-follower transistor.Type: ApplicationFiled: March 17, 2011Publication date: September 20, 2012Applicant: OMNIVISION TECHNOLOGIES, INC.Inventors: Gang Chen, Sing-Chung Hu, Duli Mao, Hsin-Chih Tai, Yin Qian, Vincent Venezia, Rongsheng Yang, Howard E. Rhodes
-
Patent number: 8247847Abstract: A solid-state imaging device including a first transfer electrode portion and a second transfer electrode portion having a pattern area ratio higher than that of the first transfer electrode portion. The first transfer electrode portion includes a plurality of first transfer electrodes having a single-layer structure of metal material. The second transfer electrode portion includes a plurality of second transfer electrodes having a single-layer structure of polycrystalline silicon or amorphous silicon.Type: GrantFiled: November 4, 2009Date of Patent: August 21, 2012Assignee: Sony CorporationInventors: Kaori Takimoto, Masayuki Okada, Takeshi Takeda
-
Patent number: 8188519Abstract: A solid-state imaging device that includes: a pixel array section configured by an array of a unit pixel, including an optoelectronic conversion section that subjects an incoming light to optoelectronic conversion and stores therein a signal charge, a transfer transistor that transfers the signal charge stored in the optoelectronic conversion section, a charge-voltage conversion section that converts the signal charge provided by the transfer transistor into a signal voltage, and a reset transistor that resets a potential of the charge-voltage conversion section; and voltage setting means for setting a voltage of a well of the charge-voltage conversion section to be negative.Type: GrantFiled: August 29, 2006Date of Patent: May 29, 2012Assignee: Sony CorporationInventor: Fumihiko Koga
-
Patent number: 8183097Abstract: A thin-film transistor (TFT) substrate includes a semiconductor pattern, a conductive pattern, a first wiring pattern, an insulation pattern and a second wiring pattern. The semiconductor pattern is formed on a substrate. The conductive pattern is formed as a layer identical to the semiconductor pattern on the substrate. The first wiring pattern is formed on the semiconductor pattern. The first wiring pattern includes a source electrode and a drain electrode spaced apart from the source electrode. The insulation pattern is formed on the substrate having the first wiring pattern to cover the first wiring pattern. The second wiring pattern is formed on the insulation pattern. The second wiring pattern includes a gate electrode formed on the source and drain electrodes. Therefore, a TFT substrate is manufactured using two or three masks, so that manufacturing costs may be decreased.Type: GrantFiled: August 6, 2008Date of Patent: May 22, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Ki Kwak, Hyang-Shik Kong, Sun-Il Kim
-
Patent number: 8183603Abstract: A solid-state imaging device includes a substrate having a first surface and a second surface, light being incident on the second surface side; a wiring layer disposed on the first surface side; a photodetector formed in the substrate and including a first region of a first conductivity type; a transfer gate disposed on the first surface of the substrate and adjacent to the photodetector, the transfer gate transferring a signal charge accumulated in the photodetector; and at least one control gate disposed on the first surface of the substrate and superposed on the photodetector, the control gate controlling the potential of the photodetector in the vicinity of the first surface.Type: GrantFiled: February 22, 2007Date of Patent: May 22, 2012Assignee: Sony CorporationInventors: Tetsuji Yamaguchi, Yasushi Maruyama, Takashi Ando, Susumu Hiyama, Yuko Ohgishi
-
Publication number: 20120104464Abstract: A CMOS image sensor is disclosed. The CMOS image sensor includes a semiconductor substrate having a surface. An epitaxial layer is grown on the surface. A p-type CMOS pixel formed substantially in the epitaxial layer. In one version of the CMOS image sensor, there exists a net n-type dopant concentration profile in the semiconductor substrate and the epitaxial layer which has a maximum value at a predetermined distance from the surface and which decreases monotonically on both sides of the profile from the maximum value within the semiconductor substrate and the epitaxial layer. In another version of the CMOS image sensor, there exists a net n-type dopant concentration profile in the semiconductor substrate and the epitaxial layer which has a maximum value at the surface and which decreases monotonically with increasing distance from the surface within the semiconductor substrate and the epitaxial layer.Type: ApplicationFiled: October 27, 2011Publication date: May 3, 2012Inventors: James Robert Janesick, Peter Alan Levine, John Robertson Tower
-
Patent number: 8115236Abstract: A solid state imaging device in which ? characteristic is obtained and enlargement of dynamic range is provided. The solid state imaging device includes a vertical overflow function and has a feature in which potential of a semiconductor substrate is changed from a high potential to a low potential in a stepwise manner during a period from an exposure start to an exposure end.Type: GrantFiled: March 17, 2011Date of Patent: February 14, 2012Assignee: Sony CorporationInventor: Tetsuro Kumesawa
-
Patent number: 8106431Abstract: A solid state imaging apparatus includes: a plurality of photoelectric conversion cells each including a plurality of photoelectric sections arranged in an array of at least two rows and two columns; a plurality of floating diffusion sections each being connected to each of ones of the photoelectric sections which are included in the same row of each said photoelectric conversion cell via each of a plurality of transfer transistors, and being shared by said ones of the photoelectric sections; a plurality of read-out lines each being selectively connected to at least two of the transfer transistors; and a plurality of pixel amplifier transistors each detecting and outputting the potential of each said the floating diffusion section. Charges of the photoelectric conversion sections each being connected to one of the read-out lines and being read out by the transfer transistors are read out by different floating diffusion sections.Type: GrantFiled: July 23, 2008Date of Patent: January 31, 2012Assignee: Panasonic CorporationInventors: Mitsuyoshi Mori, Takumi Yamaguchi, Takahiko Murata
-
Patent number: 8084796Abstract: A solid state imaging apparatus includes: a plurality of photoelectric conversion cells each including a plurality of photoelectric sections arranged in an array of at least two rows and two columns; a plurality of floating diffusion sections each being connected to each of ones of the photoelectric sections which are included in the same row of each said photoelectric conversion cell via each of a plurality of transfer transistors, and being shared by said ones of the photoelectric sections; a plurality of read-out lines each being selectively connected to at least two of the transfer transistors; and a plurality of pixel amplifier transistors each detecting and outputting the potential of each said the floating diffusion section. Charges of the photoelectric conversion sections each being connected to one of the read-out lines and being read out by the transfer transistors are read out by different floating diffusion sections.Type: GrantFiled: September 2, 2008Date of Patent: December 27, 2011Assignee: Panasonic CorporationInventors: Mitsuyoshi Mori, Takumi Yamaguchi, Takahiko Murata
-
Patent number: 8058087Abstract: A method for fabricating a TFT array substrate includes following steps. A gate pattern and a first pad pattern are formed on a substrate. A gate insulation layer and a semiconductor layer covering the two patterns are sequentially formed. A patterned photoresist layer having different resist blocks is formed, and patterns and thicknesses of the resist blocks in different regions are adjusted. The semiconductor layer and the gate insulation layer above the first pad pattern are removed through performing an etching process and reducing a thickness of the patterned photoresist layer. After removing the patterned photoresist layer, a source pattern, a drain pattern, and a second pad pattern electrically connected to the first pad pattern are formed. A patterned passivation layer is formed on the gate insulation layer and has a second opening exposing the source pattern or the drain pattern and a third opening exposing the second pad pattern.Type: GrantFiled: January 20, 2009Date of Patent: November 15, 2011Assignee: Au Optronics CorporationInventors: Shine-Kai Tseng, Han-Tu Lin, Shiun-Chang Jan, Kuo-Lung Fang
-
Patent number: 8053816Abstract: It is an object of the present invention to obtain a photoelectric conversion device having a favorable spectral sensitivity characteristic and no variation in output current without such a contamination substance mixed into a photoelectric conversion layer or a transistor. Further, it is another object of the present invention to obtain a highly reliable semiconductor device in a semiconductor device having such a photoelectric conversion device.Type: GrantFiled: March 2, 2007Date of Patent: November 8, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tatsuya Arao, Daiki Yamada, Hidekazu Takahashi, Naoto Kusumoto, Kazuo Nishi, Yuusuke Sugawara, Hironobu Takahashi
-
Patent number: 8049255Abstract: A semiconductor device includes an insulating substrate and a TFT element disposed on the substrate. The TFT element includes a gate electrode, a gate insulating film, a semiconductor layer, and a source electrode and a drain electrode arranged in that order on the insulating substrate. The semiconductor layer includes an active layer composed of polycrystalline semiconductor and a contact layer segment interposed between the active layer and the source electrode and another contact layer segment interposed between the active layer and the drain electrode. The source and drain electrodes each have a first face facing the opposite face of the active layer from the interface with the gate insulating layer and a second face facing an etched side face of the active layer. Each contact layer segment is disposed between the active layer and each of the first and second faces of the source or drain electrode.Type: GrantFiled: June 5, 2008Date of Patent: November 1, 2011Assignee: Hitachi Displays, Ltd.Inventors: Takeshi Sakai, Toshio Miyazawa, Takuo Kaitoh, Hidekazu Miyake
-
Patent number: 8030195Abstract: An object of the invention is to provide a TFT substrate and a method for producing a TFT substrate which is capable of drastically reducing the production cost by decreasing the number of steps in the production process and improving production yield. A TFT substrate includes: a substrate; a gate electrode and a gate wire formed above the substrate; a gate insulating film formed above the gate electrode and the gate wire; a first oxide layer formed above the gate insulating film which is formed at least above the gate electrode; and a second oxide layer formed above the first oxide layer; wherein at least a pixel electrode is formed from the second oxide layer.Type: GrantFiled: July 20, 2010Date of Patent: October 4, 2011Assignee: Idemitsu Kosan Co., Ltd.Inventors: Kazuyoshi Inoue, Koki Yano, Nobuo Tanaka, Tokie Tanaka, legal representative
-
Patent number: 8030692Abstract: A solid state image sensing device in which many pixels are disposed in a matrix on a two-dimensional plane comprises a plurality of light receiving devices disposed in such a way that a center interval may periodically change in a column direction and/or a row direction, and a plurality of micro-lenses, for collecting an incident light of each light receiving device, wherein a center interval periodically changes in accordance with the periodic change of the center interval of the light receiving device.Type: GrantFiled: May 30, 2008Date of Patent: October 4, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Tadao Inoue, Hiroshi Daiku
-
Patent number: 8022452Abstract: A source/drain region of a transistor or amplifier is formed in a substrate layer and is connected to a voltage source. A glow blocking structure is formed at least partially around the source/drain region and is disposed between the source/drain region and an imaging array of an image sensor. A trench is formed in the substrate layer adjacent to and at least partially around the source/drain region. The glow blocking structure includes an opaque material formed in the trench and one or more layers of light absorbing material overlying the source/drain region and the opaque material.Type: GrantFiled: December 12, 2008Date of Patent: September 20, 2011Assignee: Omnivision Technologies, Inc.Inventors: Shen Wang, Robert P. Fabinski, Robert Kaser
-
Publication number: 20110220969Abstract: Each pixel of a solid state imaging device comprises: a first semiconductor layer; a second semiconductor layer; a third semiconductor layer and fourth semiconductor layer formed on the lateral side of the upper region of the second layer not to be in contact with the top surface of the second semiconductor layer; a gate conductor layer formed on the lower side of the second semiconductor layer; a conductor electrode formed on the side of the fourth semiconductor layer via an insulating film; and a fifth semiconductor layer formed on the top surface of the second semiconductor layer, wherein at least the third semiconductor layer, upper region of the second semiconductor layer, fourth semiconductor layer, and fifth semiconductor layer are formed in the shape of an island. A specific voltage is applied to the conductor electrode to accumulate holes in the surface region of the fourth semiconductor layer.Type: ApplicationFiled: March 11, 2011Publication date: September 15, 2011Inventors: Fujio Masuoka, Nozomu Harada
-
Patent number: 8004019Abstract: P type semiconductor well regions 8 and 9 for device separation are provided in an upper and lower two layer structure in conformity with the position of a high sensitivity type photodiode PD, and the first P type semiconductor well region 8 at the upper layer is provided in the state of being closer to the pixel side than an end portion of a LOCOS layer 1A, for limiting a dark current generated at the end portion of the LOCOS layer 1A. In addition, the second P type semiconductor well region 9 at the lower layer is formed in a narrow region receding from the photodiode PD, so that the depletion layer of the photodiode PD is prevented from being obstructed, and the depletion is secured in a sufficiently broad region, whereby enhancement of the sensitivity of the photodiode PD can be achieved.Type: GrantFiled: June 5, 2007Date of Patent: August 23, 2011Assignee: Sony CorporationInventors: Hiroaki Fujita, Ryoji Suzuki, Nobuo Nakamura, Yasushi Maruyama
-
Patent number: 7982215Abstract: An object of the invention is to provide a TFT substrate and a method for producing a TFT substrate which is capable of drastically reducing the production cost by decreasing the number of steps in the production process and improving production yield. A TFT substrate includes: a substrate; a gate electrode and a gate wire formed above the substrate; a gate insulating film formed above the gate electrode and the gate wire; a first oxide layer formed above the gate insulating film which is formed at least above the gate electrode; and a second oxide layer formed above the first oxide layer; wherein at least a pixel electrode is formed from the second oxide layer.Type: GrantFiled: October 2, 2006Date of Patent: July 19, 2011Assignee: Idemitsu Kosan Co., Ltd.Inventors: Kazuyoshi Inoue, Koki Yano, Nobuo Tanaka, Tokie Tanaka, legal representative
-
Patent number: 7977710Abstract: A solid state imaging device in which ? characteristic is obtained and enlargement of dynamic range is provided. The solid state imaging device of the present invention includes a vertical overflow function and has a feature in which potential of a semiconductor substrate is changed from a high potential to a low potential in a stepwise manner during a period from an exposure start to an exposure end.Type: GrantFiled: March 12, 2010Date of Patent: July 12, 2011Assignee: Sony CorporationInventor: Tetsuro Kumesawa
-
Patent number: 7943455Abstract: CMOS image sensors and methods of fabricating the same. The CMOS image sensors include a pixel array region having an active pixel portion and an optical block pixel portion which encloses the active pixel portion. The optical block pixel portion includes an optical block metal pattern for blocking light. The optical block metal pattern may be connected to a ground portion.Type: GrantFiled: May 12, 2008Date of Patent: May 17, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Ui-sik Kim
-
Patent number: 7943405Abstract: A liquid crystal display panel and a fabricating method thereof comprising an image sensing capability, image scanning, and touch inputting. In the liquid crystal display device, a gate line and a data line are formed to intersect each other on a substrate to define a pixel area in which a pixel electrode is positioned. A first thin film transistor is positioned at an intersection area of the gate line and the data line. A sensor thin film transistor senses light having image information and supplied with a first driving voltage from the data line. A driving voltage supply line is positioned in parallel to the gate line to supply a second driving voltage to the sensor thin film transistor.Type: GrantFiled: May 20, 2010Date of Patent: May 17, 2011Assignee: LG Display Co., Ltd.Inventors: Hee Kwang Kang, Kyo Seop Choo
-
Publication number: 20110062499Abstract: An electronic image sensor includes a semiconductor substrate having a first surface configured for accepting illumination to a pixel array disposed in the substrate. An electrically-doped channel region for each pixel is disposed at a second substrate surface opposite the first substrate surface. The channel regions are for collecting photogenerated charge in the substrate. An electrically-doped channel stop region is at the second substrate surface between each channel region. An electrically-doped shutter buried layer, disposed in the substrate at a depth from the second substrate surface that is greater than that of the pixel channel regions, extends across the pixel array. An electrically-doped photogenerated-charge-extinguishment layer, at the first substrate surface, extends across the pixel array.Type: ApplicationFiled: September 9, 2010Publication date: March 17, 2011Applicant: MASSACHUSETTS INSTITUTE OF TECHNOLOGYInventor: Barry E. Burke
-
Patent number: 7888161Abstract: A method for producing a solid-state imaging device, which including: a photoelectric conversion section; a charge transfer section having a charge transfer electrode; and an antireflection film covering a light-receiving region in the photoelectric conversion section, wherein forming the antireflection film includes: forming a sidewall on a lateral wall of the charge transfer electrode after forming the charge transfer electrode; forming an antireflection film on a substrate surface where the sidewall is formed; forming a resist on the antireflection film; melting and flattening the resist to expose the antireflection film on the charge transfer electrode; removing the antireflection film by using the resist as the mask; removing the sidewall; covering the charge transfer electrode with an insulating film; and forming a light-shielding film that reaches a level lower than the top surface of the antireflection film, and that surrounds the periphery of the antireflection film.Type: GrantFiled: April 24, 2009Date of Patent: February 15, 2011Assignee: Fujifilm CorporationInventor: Takanori Sato
-
Publication number: 20110031376Abstract: A solid-state image pickup element 1 is structured so as to include: a semiconductor layer 2 having a photodiode formed therein, photoelectric conversion being carried out in the photodiode; a first film 21 having negative fixed charges and formed on the semiconductor layer 2 in a region in which at least the photodiode is formed; and a second film 22 having the negative fixed charges, made of a material different from that of the first film 21 having the negative fixed charges, and formed on the first film 21 having the negative fixed charges.Type: ApplicationFiled: March 2, 2010Publication date: February 10, 2011Applicant: Sony CorporationInventors: Itaru Oshiyama, Susumu Hiyama
-
Patent number: 7859032Abstract: During an exposure time period (long accumulation time period) of a low shutter speed shooting mode, a second reference voltage Vss2, which is different from a first reference voltage Vss1 (a ground voltage) corresponding to a reference voltage of a peripheral circuit, is applied to a well (5) where a photoelectric converter section (2) and a drain region (4) are formed, whereby generation of dark electrons at a portion of a surface of the well (5) below a gate electrode (6) is suppressed. A polarity of the second reference voltage Vss2 is positive in the case where a conductivity type of the well (5) is a P-type, and is negative in the case of an N-type.Type: GrantFiled: July 21, 2005Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventors: Makoto Inagaki, Yoshiyuki Matsunaga
-
Patent number: 7851835Abstract: A display substrate includes a substrate, a first insulating layer, an undercut compensating member, a first electrode, a second insulating layer and a first conductive pattern. The first insulating layer is formed on the substrate. The undercut compensating member is formed on the first insulating layer. The undercut compensating member has an etching rate smaller than that of the first insulating layer. The first electrode is formed on a portion of the undercut compensating member. The second insulating layer is formed on the first insulating layer. The second insulating layer has a contact hole through which a portion of the first electrode and a remaining portion of the undercut compensating member. The first conductive pattern electrically connected to the first electrode through the contact hole.Type: GrantFiled: July 27, 2006Date of Patent: December 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Shin-Tack Kang, Dong-Hyeon Ki, Sung-Man Kim, Sang-Hoon Lee
-
Patent number: 7821042Abstract: An imaging device includes a first electrode for generating an electric field storing signal charges, a charge multiplication section for multiplying the stored signal charges, a second electrode for generating the electric field in the charge multiplication section, a voltage conversion portion for converting the signal charges into a voltage, a third electrode for transferring the signal charges to the voltage conversion portion, provided between the first electrode and the voltage conversion portion, wherein the second electrode is provided on a side opposite to the third electrode and the voltage conversion portion with respect to the first electrode.Type: GrantFiled: July 31, 2007Date of Patent: October 26, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Hayato Nakashima, Ryu Shimizu
-
Patent number: 7807999Abstract: An array substrate includes a gate line, a data line, a switching device, a transmissive electrode, a reflective electrode and a compensating wiring. A pixel region includes first and second regions. The switching device is connected to the gate line and the data line. The transmissive electrode is connected to the switching device. The transmissive electrode is formed in the first region. The reflective electrode is insulated from the transmissive electrode. The reflective electrode is formed in the second region that is adjacent to the first region. The compensating wiring is connected to the switching device. The compensating wiring faces the reflective electrode in the second region with an insulation layer interposed therebetween. Thus, both of a reflectivity of the reflective electrode and a transmissivity of the transmissive electrode are enhanced simultaneously, while the liquid crystal display apparatus maintains a uniform cell gap.Type: GrantFiled: December 17, 2003Date of Patent: October 5, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Seop Kim, Won-Sang Park, Sang-Il Kim, Dong-Sik Sakong, Young-Chol Yang, Sung-Kyu Hong, Jong-Lae Kim
-
Patent number: 7804151Abstract: Disclosed are embodiments of a semiconductor structure, a design structure for the semiconductor structure and a method of forming the semiconductor structure. The embodiments reduce harmonics and improve isolation between the active semiconductor layer and the substrate of a semiconductor-on-insulator (SOI) wafer. Specifically, the embodiments incorporate a trench isolation region extending to a fully or partially amorphized region of the wafer substrate. The trench isolation region is positioned outside lateral boundaries of at least one integrated circuit device located at or above the active semiconductor layer of the SOI wafer and, thereby improves isolation. The fully or partially amorphized region of the substrate reduces substrate mobility, which reduces the charge layer at the substrate/BOX interface and, thereby reduces harmonics. Optionally, the embodiments can incorporate an air gap between the wafer substrate and integrated circuit device(s) in order to further improve isolation.Type: GrantFiled: August 7, 2008Date of Patent: September 28, 2010Assignee: International Business Machines CorporationInventors: Brennan J. Brown, James R. Elliott, Alvin J. Joseph, Edward J. Nowak
-
Patent number: 7786514Abstract: The invention discloses a switching device for a pixel electrode of display device. The switching device comprises a gate formed on a substrate; a gate-insulating layer formed on the gate; a first buffer layer formed between the substrate and the gate and/or between the gate and the gate-insulating layer, wherein the first buffer layer comprises TaSix, TaSixNy, TiSix, TiSixNy, WSix, WSixNy, or WCxNy; a semiconductor layer formed on a portion of the gate-insulating layer; and a source and a drain formed on a portion of the semiconductor layer.Type: GrantFiled: December 26, 2007Date of Patent: August 31, 2010Assignee: Au Optronics Corp.Inventors: Kuo-Lung Fang, Wen-Ching Tsai, Kuo-Yuan Tu, Han-Tu Lin
-
Patent number: 7755685Abstract: A pixel for an imager is disclosed that includes at least one electron multiplication (EM) gain stage configured in a loop and electrically coupled to a charge collection region and a charge readout region, the charge collection region being configured to generate a charge packet, the EM gain stage being configured to amplify the charge packet by impact ionization and to circulate the charge packet a predetermined number of times in one direction around the loop, the charge readout region being configured to receive the amplified charge packet and convert the amplified charge to a measurable signal. The at least one EM gain stage, the charge collection region, and the charge readout region can be formed monolithically in an integrated circuit. The pixel can be manufactured using a CMOS process. The pixel can further include a second EM gain stage formed in the integrated circuit to increase the amount of amplification around the loop.Type: GrantFiled: September 28, 2007Date of Patent: July 13, 2010Assignee: Sarnoff CorporationInventors: John Robertson Tower, James Tynan Andrews
-
Patent number: 7741646Abstract: A liquid crystal display panel and a fabricating method thereof comprising an image sensing capability, image scanning, and touch inputting. In the liquid crystal display device, a gate line and a data line are formed to intersect each other on a substrate to define a pixel area in which a pixel electrode is positioned. A first thin film transistor is positioned at an intersection area of the gate line and the data line. A sensor thin film transistor senses light having image information and supplied with a first driving voltage from the data line. A driving voltage supply line is positioned in parallel to the gate line to supply a second driving voltage to the sensor thin film transistor.Type: GrantFiled: June 13, 2006Date of Patent: June 22, 2010Assignee: LG Display Co., Ltd.Inventors: Hee Kwang Kang, Kyo Seop Choo
-
Patent number: 7709863Abstract: A solid state imaging device in which ? characteristic is obtained and enlargement of dynamic range is provided. The solid state imaging device of the present invention includes a vertical overflow function and has a feature in which potential of a semiconductor substrate is changed from a high potential to a low potential in a stepwise manner during a period from an exposure start to an exposure end.Type: GrantFiled: October 4, 2005Date of Patent: May 4, 2010Assignee: Sony CorporationInventor: Tetsuro Kumesawa
-
Patent number: 7697051Abstract: An apparatus has a pixel that includes (i) a buffer transistor having an input, (ii) first and second capacitive storage elements each of which selectively can be coupled to the input of the buffer transistor, and (iii) a photosensitive element having an output which selectively can be coupled to the input of the buffer transistor. A readout circuit selectively can be coupled to an output of the buffer transistor. A first signal level, sensed by the photosensitive element, can be stored by the first capacitive storage element, and a second signal level, sensed by the photosensitive element, can be stored by the second capacitive storage element. The first and second signal levels can be read out from the pixel.Type: GrantFiled: April 11, 2006Date of Patent: April 13, 2010Assignee: Aptina Imaging CorporationInventor: Alexander I. Krymski
-
Patent number: 7679667Abstract: A source region and drain region are formed in a surface region of a first semiconductor region. Moreover, a second semiconductor region connected to the drain region is formed in the surface region of the first semiconductor region. A third semiconductor region is formed in the first semiconductor region under the second semiconductor region, connected to the second semiconductor region, and accumulates signal charges in accordance with an incident light. A fourth semiconductor region is formed in the surface region of the first semiconductor region between the drain region and source region. Moreover, these source region, drain region, second semiconductor region, and third semiconductor region constitute a pixel, and different voltages are supplied to the drain region in an accumulation period of the signal charges in the pixel, signal readout period, and discharge period of the signal charges.Type: GrantFiled: March 26, 2007Date of Patent: March 16, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshige Goto
-
Patent number: 7663165Abstract: A pixel circuit, and method of forming a pixel circuit, an imager device, and a processing system include a photo-conversion device, a floating diffusion region for receiving and storing charge from the photo-conversion device, and a transparent transistor for use in operation of the pixel, wherein the transparent transistor is at least partially over the photo-conversion device, such that the photo-conversion device receives light passing through the transparent transistor.Type: GrantFiled: August 31, 2006Date of Patent: February 16, 2010Assignee: Aptina Imaging CorporationInventor: Chandra Mouli
-
Patent number: 7619201Abstract: A multiplication register for use in solid state imaging apparatus, such as a CCD, is described. The multiplication register has a gain element 22 comprising a plurality of register electrodes 30, 32, 34, and 36, for transferring charge along a change transfer channel, and for amplifying the charge. Channel edge defining electrodes 24 and 26 are disposed either side of the channel 28, in place of channel stops, removing the effects of spurious charges generated in the channel in the regions of amplification. The provision of the channel edge defining electrodes 24 and 26 allows the resulting structure of the channel electrodes to be made simpler, and means that a structure can be provided for clocking and amplifying charge in either direction along the channel.Type: GrantFiled: April 7, 2005Date of Patent: November 17, 2009Assignee: E2V Technologies (UK) LimitedInventor: Kevin Anthony Derek Hadfield
-
Patent number: 7608811Abstract: A method and apparatus for directing light to a light sensor and filtering out an infrared component from the directed light. In one embodiment, the apparatus includes an array of light sensors disposed on a substrate, wherein the light sensors are operable to convert light intensity into a voltage signal. The apparatus further includes a cover plate disposed over the light sensors such that the cover plate creates a cavity over the array of sensors. The apparatus further includes filter material disposed between the cover plate and the light sensors in the cavity formed between the light sensors and the cover plate. The filter material is operable to filter the light passing through the cover plate. In particular, in one embodiment, light having wavelengths in the infrared range may be filtered out.Type: GrantFiled: May 21, 2004Date of Patent: October 27, 2009Assignee: Aptina Imaging CorporationInventor: Guolin Ma
-
Patent number: 7605411Abstract: An HCCD includes a channel 21 that transfers electric charges in an X direction, a channel 25 that transfers the electric charges in a Z1 direction, a channel 23 that transfers the electric charges in a Z2 direction, and a channel 22 that connects the channels 23, 25 to the channel 21. The following relation is satisfied in impurity concentration of the channels: channel 21 channel 22 channel 23, 25. A fixed DC voltage is applied to branch electrodes 12a, 12b above the channel 22. The channel 22 has protrusion portions 19 that protrude inward from an outer circumference, which connects T1 and T2, and an outer circumference, which connects T3 and T4. The protrusion portions 19 causes charges below the transfer electrode 11b to move near the center of the channel 22 in a Y direction. Thereby, the travel distance of the charges in the channel 22 is reduced.Type: GrantFiled: July 17, 2008Date of Patent: October 20, 2009Assignee: Fujifilm CorporationInventors: Hirokazu Shiraki, Makoto Kobayashi, Katsumi Ikeda
-
Patent number: 7595519Abstract: An image sensor includes a first type semiconductor layer, a second type semiconductor layer and a first type well. The first type semiconductor layer is formed on a semiconductor substrate and includes a plurality of pixels which receive external light and convert optical charges into an electrical signal. The second type semiconductor layer is supplied with a drain voltage to have a potential different from that of the first semiconductor layer, and the first type well controls a power source voltage (VDD) using the drain voltage.Type: GrantFiled: March 6, 2007Date of Patent: September 29, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Jin Lee, Yo-Han Sun, Tae-Seok Oh, Sung-Jae Joo, Bum-Suk Kim, Yun-Ho Jang, Sae-Young Kim, Keun-Chan Yuk
-
Publication number: 20090230436Abstract: A photosensor and an imaging array utilizing the same are disclosed. The photosensor includes a light conversion region that has separate charge storage regions. The light conversion region includes a plurality of separate charge storage regions within a doped region, each charge collection region being doped such that the mobile charges generated by light striking that charge storage region are prevented from moving to an adjacent charge storage region. The photosensor also includes a plurality of transfer gates, having a gate region adjacent to a corresponding one of the charge storage regions and disposed between that charge storage region and a drain region. The charge collection regions and the drain regions are doped such that the mobile charges collected in the charge storage region will flow to the drain region when a first electric field is applied to the gate region.Type: ApplicationFiled: March 17, 2008Publication date: September 17, 2009Inventor: XinQiao Liu
-
Patent number: 7586123Abstract: A thin film transistor array substrate and a fabricating method thereof are disclosed. The thin film transistor array substrate protects a thin film transistor without a protective film and accordingly reduces the manufacturing cost. In the thin film transistor array substrate, a gate electrode is connected to a gate line. A source electrode is connected to a data line crossing the gate line to define a pixel area. A drain electrode is opposed to the source electrode with a channel therebetween. A semiconductor layer is in the channel. A pixel electrode in the pixel area contacts the drain electrode over substantially the entire overlapping area between the two. A channel protective film is provided on-the semiconductor layer corresponding to the channel to protect the semiconductor layer.Type: GrantFiled: June 10, 2005Date of Patent: September 8, 2009Assignee: LG. Display Co., Ltd.Inventors: Young Seok Choi, Byung Yong Ahn, Ki Sul Cho, Hong Woo Yu
-
Patent number: 7557390Abstract: A solid image capturing element comprising a plurality of vertical shift registers arranged to each correspond to a column of a plurality of light receiving pixels in a matrix arrangement, a horizontal shift register provided on an output side of the plurality of vertical shift registers, and an output section provided on an output side of the horizontal shift register. In this solid image capturing element, a reverse conductive semiconductor region is formed over one major surface of one conductive semiconductor substrate, the plurality of light receiving pixels, the plurality of vertical shift registers, the horizontal shift register, and the output section are formed in the semiconductor region, and a portion of the semiconductor region where the output section is formed has a higher dopant concentration than the portion of the semiconductor region where the horizontal shift register is formed.Type: GrantFiled: October 17, 2003Date of Patent: July 7, 2009Assignee: Sanyo Electric co., Ltd.Inventors: Yoshihiro Okada, Yuzo Otsuru
-
Patent number: 7525134Abstract: A charge storage capacitor which is connected to various light sensitive and/or electrical elements of a CMOS imager, as well as methods of formation, are disclosed. The charge storage capacitor may be formed entirely over a field oxide region of the CMOS imager, entirely over an active area of a pixel sensor cell, or partially over a field oxide region and partially over an active pixel area of a pixel sensor cell.Type: GrantFiled: July 19, 2006Date of Patent: April 28, 2009Assignee: Micron Technology, Inc.Inventors: Howard Rhodes, Jeff McKee
-
Patent number: 7518168Abstract: An MOS type solid-state image pickup device including pixels each of which comprises a photodiode PD, a detection portion N and a transfer transistor QT for transferring the charges accumulated in the photodiode PD to the detection portion N, wherein the gate voltage of the transfer transistor QT when the charges are accumulated in the photodiode PD is set to a negative.Type: GrantFiled: July 11, 2007Date of Patent: April 14, 2009Assignee: Sony CorporationInventors: Keiji Mabuchi, Takahisa Ueno