Variable Threshold (e.g., Floating Gate Memory Device) Patents (Class 257/314)
- With additional contacted control electrode (Class 257/316)
- With irregularities on electrode to facilitate charging or discharging of floating electrode (Class 257/317)
- Additional control electrode is doped region in semiconductor substrate (Class 257/318)
- Plural additional contacted control electrodes (Class 257/319)
- With thin insulator region for charging or discharging floating electrode by quantum mechanical tunneling (Class 257/321)
- With charging or discharging by control voltage applied to source or drain region (e.g., by avalanche breakdown of drain junction) (Class 257/322)
- With means to facilitate light erasure (Class 257/323)
-
Patent number: 11018154Abstract: A memory device includes a conductive strip stack structure having conductive strips and insulating layers stacked in a staggered manner and a channel opening passing through the conductive strips and the insulating layer; a memory layer disposed in the channel opening and overlying the conductive strips; a channel layer overlying the memory layer; a semiconductor pad extending upwards from a bottom of the channel opening beyond an upper surface of a bottom conductive strip, in contact with the channel layer, and electrically isolated from the conductive strips; wherein the channel layer includes a first portion having a first doping concentration and a second portion having a second doping concentration disposed on the first portion.Type: GrantFiled: August 19, 2019Date of Patent: May 25, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Chang Lu, Wen-Jer Tsai, Guan-Wei Wu, Yao-Wen Chang
-
Patent number: 11011532Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a plurality of U-shaped memory strings, each of the plurality of U-shaped memory strings including a first columnar body, a second columnar body, and a conductive connection body. The conductive connection body connects the first columnar body and the second columnar body. A plurality of first memory cells are connected in series in the first columnar body and are composed of a plurality of first conductive layers, a first inter-gate insulating film, a plurality of first floating electrodes, a first tunnel insulating film, and a first memory channel layer. The plurality of first floating electrodes are separated from the plurality of first conductive layers by the first inter-gate insulating film. A plurality of second memory cells are connected in series in the second columnar body, similarly to the plurality of first memory cells.Type: GrantFiled: October 15, 2019Date of Patent: May 18, 2021Assignee: Toshiba Memory CorporationInventor: Keiichi Sawa
-
Patent number: 11004864Abstract: A semiconductor device includes a stack structure including alternately stacked interlayer insulating layers and electrode patterns. The semiconductor device also includes a plurality of contact plugs connected to the electrode patterns. The semiconductor device further includes a supporting structure penetrating the stack structure between two adjacent contact plugs of the plurality of contact plugs, wherein the supporting structure has a cross section extending in a zigzag shape.Type: GrantFiled: September 4, 2019Date of Patent: May 11, 2021Assignee: SK hynix Inc.Inventors: Hyeok Jun Choi, Jun Yeong Hwang
-
Patent number: 10998336Abstract: Some embodiments include an integrated structure having a vertical stack of alternating insulative levels and conductive levels. The conductive levels include primary regions of a first vertical thickness, and terminal projections of a second vertical thickness which is greater than the first vertical thickness. Charge-blocking material is adjacent the terminal projections. Charge-storage material is adjacent the charge-blocking material. Gate-dielectric material is adjacent the charge-storage material. Channel material is adjacent the gate-dielectric material. Some embodiments include NAND memory arrays. Some embodiments include methods of forming integrated structures.Type: GrantFiled: September 17, 2019Date of Patent: May 4, 2021Assignee: Micron Technology, Inc.Inventors: John D. Hopkins, David Daycock
-
Patent number: 10998331Abstract: A three-dimensional memory device includes alternating stacks of insulating strips and electrically conductive strips located over a substrate and laterally spaced apart among one another by line trenches. The line trenches laterally extend along a first horizontal direction and are spaced apart along a second horizontal direction. Each line trench fill structure includes a laterally undulating dielectric rail having a laterally undulating width along the second horizontal direction and extending along the first horizontal direction and a row of memory stack structures located at neck regions of the laterally undulating dielectric rail.Type: GrantFiled: June 27, 2018Date of Patent: May 4, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Fei Zhou, Yingda Dong, Raghuveer S. Makala
-
Patent number: 10998326Abstract: Some embodiments include an integrated assembly with a semiconductor channel material having a boundary region where a more-heavily-doped region interfaces with a less-heavily-doped region. The more-heavily-doped region and the less-heavily-doped region have the same majority carriers. The integrated assembly includes a gating structure adjacent the semiconductor channel material and having a gating region and an interconnecting region of a common and continuous material. The gating region has a length extending along a segment of the more-heavily-doped region, a segment of the less-heavily-doped region, and the boundary region. The interconnecting region extends laterally outward from the gating region on a side opposite the semiconductor channel region, and is narrower than the length of the gating region. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: June 22, 2020Date of Patent: May 4, 2021Assignee: Micron Technology, Inc.Inventors: Justin B. Dorhout, Kunal R. Parekh, Martin C. Roberts, Mohd Kamran Akhtar, Chet E. Carter, David Daycock
-
Patent number: 10998325Abstract: A memory device that includes source and drain regions formed in a semiconductor substrate, with a first channel region of the substrate extending there between. A floating gate is disposed over and insulated from the channel region, wherein the conductivity of the channel region is solely controlled by the floating gate. A control gate is disposed over and insulated from the floating gate. An erase gate is disposed over and insulated from the source region, wherein the erase gate includes a notch that faces and is insulated from an edge of the floating gate. Logic devices are formed on the same substrate. Each logic device has source and drain regions with a channel region extending there between, and a logic gate disposed over and controlling the logic device's channel region.Type: GrantFiled: December 3, 2018Date of Patent: May 4, 2021Assignee: Silicon Storage Technology, Inc.Inventors: Catherine Decobert, Hieu Van Tran, Nhan Do
-
Patent number: 10991714Abstract: A three-dimensional semiconductor memory device includes first and second gate stacked structures, disposed on a base substrate, and stacked in a direction perpendicular to a surface of the base plate, the first and second gate stacked structures including gate electrodes spaced apart from each other and stacked; a through region passing through the first and second gate stacked structures and surrounded by the first and second gate stacked structures; and vertical channel structures passing through the first and second gate stacked structures, wherein the first gate stacked structure has first contact pads adjacent to the through region and arranged in a stepped shape, the second gate stacked structure having second contact pads adjacent to the through region and arranged in a stepped shape, at least a portion of the second contact pads overlap the first contact pads on one side of the through region.Type: GrantFiled: December 18, 2018Date of Patent: April 27, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kwang Soo Kim, Jun Hyoung Kim, Si Wan Kim, Kyoung Taek Oh
-
Patent number: 10991716Abstract: A semiconductor device includes a core insulating layer extending in a first direction, an etch stop layer disposed on the core insulating layer, a channel layer extending along a sidewall of the core insulating layer and a sidewall of the etch stop layer, conductive patterns each surrounding the channel layer and stacked to be spaced apart from each other in the first direction, and an impurity region formed in an upper end of the channel layer.Type: GrantFiled: March 21, 2019Date of Patent: April 27, 2021Assignee: SK hynix Inc.Inventors: In Su Park, Do Yeon Kim, Ki Hong Lee
-
Patent number: 10991689Abstract: A method includes forming a first region including a pair of first FinFETs and a second region including a pair of second FinFETs on a substrate. Each FinFET includes a metal gate having a first spacer adjacent thereto, and each first FinFET has a gate dielectric that is thicker than a gate dielectric of each second FinFET, such that the first FinFETs can be higher voltage input/output devices. The method forms a first contact between the metal gates of the pair of first FinFETs with a second spacer thereabout, the second spacer contacting a portion of each first spacer. The second spacer thus has a portion extending parallel to the metal gates, and a portion extending perpendicular to the metal gates. A second contact is formed between the metal gates of the pair of second FinFETs, and the second contact devoid of the second spacer.Type: GrantFiled: April 5, 2019Date of Patent: April 27, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Abu Naser M. Zainuddin, Christopher D. Sheraw, Sangameshwar Rao Saudari, Wei Ma, Kai Zhao, Bala S Haran
-
Patent number: 10991717Abstract: A vertical memory device may include gate electrodes on a substrate, a merged pattern structure and a cell contact plug. The gate electrodes may be spaced apart in a first direction orthogonal to the substrate, and may extend in a second direction parallel to the substrate. The merged pattern structure may extend in the second direction while merging ends of the gate electrodes of each level. Edges of the merged pattern structure may have a step shape. The merged pattern structure may include pad patterns electrically connected to the gate electrodes. The cell contact plug may extend through the merged pattern structure and be electrically connected to one of the pad patterns. The cell contact plug may be electrically insulated from other gate electrodes. The cell contact plug may contact a conductive material underlying. An upper surface of the cell contact plug may only contact an insulation material.Type: GrantFiled: April 10, 2019Date of Patent: April 27, 2021Assignee: Samsung Electronics Co., Ltd.Inventor: Seok-Cheon Baek
-
Patent number: 10985177Abstract: A semiconductor device includes a first conductive layer, at least one first slit through the first conductive layer, and configured to divide the first conductive layer in the unit of a memory block, second conductive layers stacked on the first conductive layer, and a second slit through the second conductive layers at a different location from the first slit and configured to divide the second conductive layers in the unit of the memory block.Type: GrantFiled: March 27, 2019Date of Patent: April 20, 2021Assignee: SK hynix Inc.Inventors: Ki Hong Lee, Seung Ho Pyi, In Su Park
-
Patent number: 10985252Abstract: Some embodiments include a method of forming an integrated assembly. A first stack is formed over a conductive structure. The first stack includes a second layer between first and third layers. The first and third layers are conductive. A first opening is formed through the first stack. A sacrificial material is formed within the first opening. A second stack is formed over the first stack. The second stack has alternating first and second levels. A second opening is formed through the second stack and through the sacrificial material. First semiconductor material is formed within the second opening. A third opening is formed through the second stack, through the third layer, and to the second layer. The second layer is removed, forming a conduit. Second semiconductor material is formed within the conduit. Dopant is out-diffused from the second semiconductor material into the first semiconductor material. Some embodiments include integrated assemblies.Type: GrantFiled: August 26, 2019Date of Patent: April 20, 2021Assignee: Micron Technology, Inc.Inventor: Gordon A. Haller
-
Patent number: 10971521Abstract: A three-dimensional semiconductor device includes: a peripheral circuit structure disposed on a lower substrate, and including an internal peripheral pad portion; an upper substrate disposed on the peripheral circuit structure; a stack structure disposed on the upper substrate, and including gate horizontal patterns; a vertical channel structure passing through the stack structure in a first region on the upper substrate; a first vertical support structure passing through the stack structure in a second region on the upper substrate; and an internal peripheral contact structure passing through the stack structure and the upper substrate, and electrically connected to the internal peripheral pad portion, wherein an upper surface of the first vertical support structure is disposed on a different level from an upper surface of the vertical channel structure, and is coplanar with an upper surface of the internal peripheral contact structure.Type: GrantFiled: September 28, 2020Date of Patent: April 6, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Han Vit Yang, Yong Hoon Son, Moon Jong Kang, Hyuk Ho Kwon, Sung Soo Ahn, So Yoon Lee
-
Patent number: 10971509Abstract: A semiconductor memory device according to the present technology includes a stack body including a lower conductive pattern and an upper conductive pattern stacked apart from each other in a first direction, and at least one intermediate conductive pattern disposed between the lower conductive pattern and the upper conductive pattern, a contact plug connected to the lower conductive pattern and extending in the first direction, and at least one lower dummy plug overlapping the lower conductive pattern.Type: GrantFiled: November 13, 2019Date of Patent: April 6, 2021Assignee: SK hynix Inc.Inventor: Jae Taek Kim
-
Patent number: 10971685Abstract: A selective device includes a first electrode, a second electrode, a switch device, and a non-linear resistive device. The second electrode is disposed to face the first electrode. The switch device is provided between the first electrode and the second electrode. The non-linear resistive device contains one or more of boron (B), silicon (Si), and carbon (C). The non-linear resistive device is coupled to the switch device in series.Type: GrantFiled: January 8, 2016Date of Patent: April 6, 2021Assignee: SONY CORPORATIONInventors: Kazuhiro Ohba, Minoru Ikarashi
-
Patent number: 10964398Abstract: A memory device includes a memory cell region including a metal pad and first and second memory cells in a memory block, a peripheral circuit region including another metal pad and vertically connected to the memory cell region by the metal pads, a first word line in the memory cell region connected to the first memory cell, a second word line in the memory cell region connected to the second memory cell, an address decoder in the peripheral circuit region applying one of an erase voltage and an inhibit voltage to the first and second word lines, and control logic in the peripheral circuit region controlling an erasing operation on the memory block. During the erasing operation the inhibit voltage is applied to the first word line after the erase voltage, and the erase voltage is applied to the second word line after the inhibit voltage.Type: GrantFiled: August 3, 2020Date of Patent: March 30, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Sang Wan Nam, Yong Hyuk Choi, Jun Yong Park, Jung No Im
-
Patent number: 10964719Abstract: According to one embodiment, the semiconductor body of the first portion includes a first semiconductor part and a second semiconductor part. The first semiconductor part extends in the stacking direction. The second semiconductor part is provided between the first semiconductor part and the first electrode layer, and has an end located closer to the first electrode layer side than the first semiconductor part. The first insulating film of the second portion includes a first insulating part and a second insulating part. The first insulating part extends in the stacking direction. The second insulating part is provided between the first insulating part and the second electrode layer, and has an end located closer to the second electrode layer side than the first insulating part.Type: GrantFiled: August 27, 2019Date of Patent: March 30, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventor: Takeshi Kamigaichi
-
Patent number: 10957706Abstract: A multi-tier three-dimensional memory array includes multiple alternating stacks of insulating layers and electrically conductive layers that are vertically stacked. Memory stack structures including memory films and semiconductor channels extend through the alternating stacks. The alternating stacks are formed as alternating stacks of insulating layers and sacrificial material layers, and are subsequently modified by replacing the sacrificial material layers with electrically conductive layers. Structural support during replacement of the sacrificial material layers with the electrically conductive layers is provided by the memory stack structures and dielectric support pillar structures. The dielectric support pillar structures may be formed only for a first-tier structure including a first-tier alternating stack of first insulating layers and first spacer material layers, or may vertically extend over multiple tiers.Type: GrantFiled: February 15, 2019Date of Patent: March 23, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Yoshitaka Otsu, Kei Nozawa, Yashushi Doda, Naoto Hojo, Yoshinobu Tanaka, Koichi Ito
-
Patent number: 10957394Abstract: Apparatuses and techniques are described for pre-charging NAND string channels in a pre-charge phase of a program operation. In one aspect, a hole-type pre-charge process is used at the source end of a NAND string, where a bottom of the NAND string is connected to a p-well of a substrate. By applying a positive voltage to the p-well and a lower voltage, such as 0 V or a negative voltage, to the source-side select gate transistors and the memory cells, the holes from the p-well are injected into the channel In another approach, the hole-type pre-charge process and an electron-type pre-charge process are used sequentially in separate time periods. In another approach, the hole-type pre-charge process is used at the source end of a NAND string while the electron-type pre-charge process is used at the drain end of the NAND string.Type: GrantFiled: February 10, 2020Date of Patent: March 23, 2021Assignee: SanDisk Technologies LLCInventors: Han-Ping Chen, Wei Zhao, Henry Chin
-
Patent number: 10950613Abstract: A method of manufacturing a semiconductor device according to an embodiment of the present disclosure may include forming a first sacrificial layer including a first portion and a second portion having a thickness thicker than a thickness of the first portion, forming a stack including first material layers and second material layers alternating with each other on the first sacrificial layer, forming a channel structure passing through the stack and extending to the first portion, forming a slit passing through the stack and extending to the second portion, removing the first sacrificial layer through the slit to form a first opening, and forming a second source layer connected to the channel structure in the first opening.Type: GrantFiled: November 8, 2019Date of Patent: March 16, 2021Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 10950621Abstract: A semiconductor wafer according to the present embodiment includes a plurality of semiconductor chip regions and a division region. The plurality of semiconductor chip regions have a semiconductor element. The division region is provided between the semiconductor chip regions adjacent to each other. A first stacked body is provided on the division region. The first stacked body is configured with a plurality of first material films and a plurality of second material films alternately stacked.Type: GrantFiled: February 26, 2019Date of Patent: March 16, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takanobu Ono, Yusuke Dohmae
-
Patent number: 10950619Abstract: A semiconductor memory device includes a substrate including a cell array region and a pad region, a stack structure disposed on the cell array region and the pad region of the substrate and including gate electrodes, a device isolation layer vertically overlapping the stack structure and disposed in the pad region of the substrate, a dummy vertical channel portion penetrating the stack structure on the pad region of the substrate and disposed in the device isolation layer, and a dummy semiconductor pillar disposed between the dummy vertical channel portion and one portion of the substrate being in contact with one sidewall of the device isolation layer.Type: GrantFiled: December 18, 2018Date of Patent: March 16, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Jin Jung, Sunghan Cho
-
Patent number: 10943919Abstract: A semiconductor memory device includes a plurality of first conductor layers that are stacked in a first direction; a first pillar including a first semiconductor layer and extending through the first conductor layers in the first direction; a first charge storage layer that is provided between the first conductor layers and the first semiconductor layer; a plurality of second conductor layers that are stacked in the first direction above an uppermost conductor layer of the first conductor layers; a second pillar including a second semiconductor layer and extending through the second conductor layers in the first direction, the second semiconductor layer electrically connected to the first semiconductor layer; and a conductor pillar or film extending in the first direction through the second conductor layers other than a lowermost layer of the second conductor layers and being in contact with a respective upper surface of each of the second conductor layers.Type: GrantFiled: August 2, 2019Date of Patent: March 9, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shigeki Kobayashi, Taro Shiokawa, Masahisa Sonoda
-
Patent number: 10937879Abstract: A semiconductor device includes a semiconductor substrate, a control gate, a select gate, a charge trapping structure, and a dielectric structure. The semiconductor substrate has a drain region, a source region, and a channel region between the drain region and the source region. The control gate is over the channel region of the semiconductor substrate. The select gate is over the channel region of the semiconductor substrate and separated from the control gate. The charge trapping structure is between the control gate and the semiconductor substrate. The dielectric structure is between the select gate and the semiconductor substrate. The dielectric structure has a first part and a second part, the first part is between the charge trapping structure and the second part, and the second part is thicker than the first part.Type: GrantFiled: November 19, 2018Date of Patent: March 2, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Han Lin, Wei-Cheng Wu, Te-Hsin Chiu
-
Patent number: 10937957Abstract: Some embodiments relate to a magnetoresistive random-access memory (MRAM) cell. The cell includes a bottom electrode having a central bottom electrode portion surrounded by a peripheral bottom electrode portion. Step regions of the conductive bottom electrode couple the central and peripheral bottom electrode portions to one another such that an upper surface of the central portion is recessed relative to an upper surface of the peripheral portion. A magnetic tunneling junction (MTJ) has MTJ outer sidewalls which are disposed over the bottom central electrode portion and which are arranged between the step regions. A top electrode is disposed over an upper surface of the MTJ. Other devices and methods are also disclosed.Type: GrantFiled: September 30, 2019Date of Patent: March 2, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Harry-Hak-Lay Chuang, Hung Cho Wang, Tien-Wei Chiang, Wen-Chun You
-
Patent number: 10937804Abstract: A semiconductor memory device includes an electrode structure including a plurality of electrode layers and a plurality of interlayer dielectric layers which are alternately stacked on a source plate defined with a cell area and a connection area in a first direction; a vertical channel passing through the electrode structure in the cell area; a hard mask pattern disposed on the electrode structure in the connection area, and having a plurality of opening holes; a plurality of contact holes defined in the electrode structure under the opening holes, and exposing pad areas of the electrode layers; and a slit dividing the hard mask pattern into units smaller than the electrode structure in the connection area.Type: GrantFiled: December 20, 2019Date of Patent: March 2, 2021Assignee: SK hynix Inc.Inventor: Sung Lae Oh
-
Patent number: 10930664Abstract: A semiconductor device may include a substrate and a stacked structure in which a plurality of insulating layers and a plurality of interconnection layers are alternately stacked on the substrate. An isolation region may cross the stacked structure in a first direction. A plurality of first structures may extend into the stacked structure in a second direction perpendicular to the first direction. A plurality of first patterns may extend into the stacked structure in the second direction in the isolation region. Bottoms of the plurality of first patterns may be farther from an upper surface of the substrate than bottoms of the plurality of channel structures.Type: GrantFiled: June 27, 2019Date of Patent: February 23, 2021Inventors: Yoon Hwan Son, Seok Cheon Baek, Ji Sung Cheon
-
Patent number: 10930769Abstract: In a method of manufacturing a negative capacitance structure, a dielectric layer is formed over a substrate. A first metallic layer is formed over the dielectric layer. After the first metallic layer is formed, an annealing operation is performed, followed by a cooling operation. A second metallic layer is formed. After the cooling operation, the dielectric layer becomes a ferroelectric dielectric layer including an orthorhombic crystal phase.Type: GrantFiled: November 27, 2018Date of Patent: February 23, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-Chieh Lu, Cheng-Yi Peng, Chien-Hsing Lee, Ling-Yen Yeh, Chih-Sheng Chang, Carlos H. Diaz
-
Patent number: 10930672Abstract: A three-dimensional (3D) semiconductor memory device includes a substrate including a cell array region, a connection region, and a block selection region between the cell array and connection regions, a stack structure including horizontal layers vertically stacked on the substrate, each of the horizontal layers including electrode portions extending in a first direction on the cell array and block selection regions and a connecting portion disposed on the connection region to connect the electrode portions in a second direction perpendicular to the first direction, and block selection gate electrodes intersecting sidewalls of the electrode portions of the horizontal layers on the block selection region. Each of the electrode portions includes a first semiconductor region having a first conductivity type on the cell array region and includes a channel dopant region having a second conductivity type different from the first conductivity type on the block selection region.Type: GrantFiled: July 29, 2019Date of Patent: February 23, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Siyeon Cho, Hyeri Shin, Sung-Bok Lee, Yusik Choi, Sungyung Hwang
-
Patent number: 10923487Abstract: A semiconductor memory device includes a channel layer and a gate electrode. A first insulating layer is between the semiconductor layer and the gate electrode. A second insulating layer is between the first insulating layer and the gate electrode. A storage region is between the first insulating layer and the second insulating layer. The storage region comprises metal or semiconductor material. A coating layer comprises silicon and nitrogen and surrounds the storage region. The coating layer is between the storage region and the second insulating layer and between the storage region and the first insulating layer.Type: GrantFiled: February 27, 2019Date of Patent: February 16, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Hiroyuki Yamashita, Shinji Mori, Keiichi Sawa, Kazuhiro Matsuo, Kazuhisa Matsuda, Yuta Saito, Atsushi Takahashi, Masayuki Tanaka
-
Patent number: 10923485Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure includes a substrate, a resistive random access memory cell, and a semiconductor element. The resistive random access memory cell is on the substrate. The resistive random access memory cell includes a first electrode having a U shape. The semiconductor element is adjoined with an outer sidewall of the first electrode.Type: GrantFiled: April 7, 2020Date of Patent: February 16, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventor: Shin-Hung Li
-
Patent number: 10923495Abstract: A semiconductor memory device includes a substrate including a cell region and a slimming region; a logic structure disposed over the substrate, the logic structure including logic circuit elements and bottom wiring lines electrically coupled to the logic circuit elements; a source plate disposed over the logic structure; a memory structure including a plurality of memory cells and a plurality of gate electrode layers, wherein the plurality of memory cells are disposed over the source plate of the cell region and a plurality of gate electrode layers are stacked over the source plate of the cell region and the slimming region to be separated from one another and are coupled to the plurality of memory cells; and a first slit cutting the source plate at a boundary between the cell region and the slimming region, wherein the source plate of the slimming region is floated regardless an operation of the memory cells and the logic circuit elements.Type: GrantFiled: November 26, 2018Date of Patent: February 16, 2021Assignee: SK hynix Inc.Inventors: Jin-Ho Kim, Young-Ki Kim, Jeong-Hwan Kim, Sang-Hyun Sung
-
Patent number: 10916308Abstract: A three-dimensional (3D) flash memory module, a healing method of 3D flash memory, and an operating method of 3D flash memory are provided. The 3D flash memory module includes a 3D flash memory structure and a conductive layer. The 3D flash memory structure is disposed on a substrate. The conductive layer is disposed on the substrate and is adjacent to at least one side wall of the 3D flash memory structure. The conductive layer extends along the at least one side wall of the 3D flash memory structure, and each of two opposite end portions of the conductive layer has an electrical connection point in an extending direction of the conductive layer.Type: GrantFiled: February 6, 2020Date of Patent: February 9, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hang-Ting Lue
-
Patent number: 10916553Abstract: Some embodiments include apparatuses, and methods of forming and operating the apparatuses. Some of the apparatuses include a pillar including a length, a memory cell string and control lines located along a first segment of the pillar, and select lines located along a second segment of the pillar. The control lines include at least a first control line and a second control line. The first control line is adjacent the second control line. The first control line is separated from the second control line by a first distance in a direction of the length of the pillar. The select lines include at least a first select line and a second select line. The first select line is separated from the second select line by a second distance in the direction of the length of the pillar. The second distance is less than the first distance.Type: GrantFiled: October 30, 2019Date of Patent: February 9, 2021Assignee: Micron Technology, Inc.Inventor: Koji Sakui
-
Patent number: 10908234Abstract: The present invention provides a magnetoresistance effect element that has a first ferromagnetic metal layer, a second ferromagnetic metal layer, and a tunnel barrier layer provided between the first ferromagnetic metal layer and the second ferromagnetic metal layer. The tunnel barrier layer has a cubic crystal structure, and the first ferromagnetic metal layer or the second ferromagnetic metal layer is formed of a material having a cubic crystal structure represented by Fe2CoSi. A crystal surface for crystals constituting the tunnel barrier layer and a crystal surface for crystals constituting the first ferromagnetic metal layer or the second ferromagnetic metal layer are matched to be inclined at 0° or 45° in at least a part of a crystal interface between the tunnel barrier layer and the first ferromagnetic metal layer or the second ferromagnetic metal layer.Type: GrantFiled: October 24, 2019Date of Patent: February 2, 2021Assignee: TDK CORPORATIONInventor: Tomoyuki Sasaki
-
Patent number: 10910396Abstract: A three-dimensional semiconductor memory device includes a plurality of first insulating layers vertically stacked on a peripheral logic structure, second insulating layers stacked alternately with the first insulating layers, conductive layers stacked alternately with the first insulating layers and disposed on sidewalls of the second insulating layers, through-interconnections penetrating the first insulating layers and the second insulating layers so as to be connected to the peripheral logic structure, and a first conductive line electrically connected to a plurality of first conductive layers of the conductive layers.Type: GrantFiled: June 18, 2019Date of Patent: February 2, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Junhyoung Kim, Geunwon Lim, Kwang-soo Kim
-
Patent number: 10910020Abstract: A semiconductor structure includes a three-dimensional NAND memory array including bit lines and an array of bit line connection switches. Each of the bit line connection switches includes a series connection of a first field effect transistor and a second field effect transistor that include a common active region. A deep active portion of a first active region of the first field effect transistor is vertically coincident with a first outer sidewall of a first dielectric spacer, and a deep active portion of the common active region is laterally spaced from the first dielectric spacer to provide a compact design the each bit line connection switch.Type: GrantFiled: September 24, 2019Date of Patent: February 2, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Hokuto Kodate, Hiroyuki Ogawa, Junko Ono
-
Patent number: 10910395Abstract: A semiconductor device structure comprises stacked tiers each comprising at least one conductive structure and at least one insulating structure longitudinally adjacent the at least one conductive structure, at least one staircase structure having steps comprising lateral ends of the stacked tiers, and at least one opening extending through the stacked tiers and continuously across an entire length of the at least one staircase structure. The at least one conductive structure of each of the stacked tiers extends continuously from at least one of the steps of the at least one staircase structure and around the at least one opening to form at least one continuous conductive path extending completely across each of the stacked tiers. Additional semiconductor device structures, methods of forming semiconductor device structures, and electronic systems are also described.Type: GrantFiled: November 28, 2018Date of Patent: February 2, 2021Assignee: Micron Technology, Inc.Inventor: Eric N. Lee
-
Patent number: 10903068Abstract: A semiconductor device including an oxide-nitride-oxide (ONO) structure having a multi-layer charge storing layer and methods of forming the same are provided. Generally, the method involves: (i) forming a first oxide layer of the ONO structure; (ii) forming a multi-layer charge storing layer comprising nitride on a surface of the first oxide layer; and (iii) forming a second oxide layer of the ONO structure on a surface of the multi-layer charge storing layer. Preferably, the charge storing layer comprises at least two silicon oxynitride layers having differing stochiometric compositions of Oxygen, Nitrogen and/or Silicon. More preferably, the ONO structure is part of a silicon-oxide-nitride-oxide-silicon (SONOS) structure and the semiconductor device is a SONOS memory transistor. Other embodiments are also disclosed.Type: GrantFiled: April 14, 2016Date of Patent: January 26, 2021Assignee: LONGITUDE FLASH MEMORY SOLUTIONS LTD.Inventors: Sagy Charel Levy, Krishnaswamy Ramkumar, Fredrick Jenne, Sam G. Geha
-
Patent number: 10903229Abstract: A three-dimensional semiconductor memory device including a gate-stack structure on a base substrate, the gate-stack structure including gate electrodes stacked in a direction perpendicular to a surface of the base substrate and spaced apart from each other; a through region penetrating through the gate-stack structure and surrounded by the gate-stack structure; and first vertical channel structures and second vertical channel structures on both sides of the through region and penetrating through the gate-stack structure, wherein the through region is between the first vertical channel structures and the second vertical channel structures.Type: GrantFiled: October 17, 2018Date of Patent: January 26, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seok Cheon Baek, Sung Hun Lee
-
Patent number: 10903363Abstract: A ferroelectric semiconductor device of the present disclosure includes a substrate, a ferroelectric layer disposed on the substrate, an electric field control layer that is disposed on the ferroelectric layer and has a predetermined internal electric field formed without the application of an external electric power to alter the magnitude of a coercive electric field of the ferroelectric layer, and a gate electrode layer disposed on the electric field control layer.Type: GrantFiled: December 21, 2018Date of Patent: January 26, 2021Assignee: SK hynix Inc.Inventors: Hyangkeun Yoo, Yong Soo Choi
-
Patent number: 10896979Abstract: A vertical injection punchthrough based metal oxide semiconductor (VIPMOS) device and method of manufacturing the same, include a control gate, an erase gate, a floating gate, and an active area where the control gate, the erase gate, and the floating gate are coplanar and perpendicular to the active area.Type: GrantFiled: September 28, 2017Date of Patent: January 19, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Effendi Leobandung, Yulong Li, Tak Ning, Paul Michael Solomon, Chun-Chen Yeh
-
Patent number: 10896916Abstract: A non-volatile “reverse memory cell” suitable for use as a building block for a 3-dimensional memory array includes a charge-trapping layer which is programmed or charged through gate-injection, rather than channel-injection. Such a reverse cell may be implemented as either an n-channel memory cell or a p-channel memory cell, without incurring design or process penalties, or any complexity in programming or erase operations. Furthermore, all reading, programming, erase, program-inhibiting operations may be carried out in the reverse memory cell using only positive or only negative voltages, thereby simplifying both the design and the power management operations.Type: GrantFiled: November 16, 2018Date of Patent: January 19, 2021Assignee: SUNRISE MEMORY CORPORATIONInventors: Eli Harari, George Samachisa, Yupin Fong
-
Patent number: 10892267Abstract: A contact via structure vertically extending through an alternating stack of insulating layers and electrically conductive layers is provided in a staircase region having stepped surfaces. The contact via structure is electrically isolated from each electrically conductive layer of the alternating stack except for an electrically conductive layer that directly underlies a horizontal interface of the stepped surfaces. A laterally-protruding portion of the contact via structure contacts an annular top surface of the electrically conductive layer. The electrical isolation can be provided by a ribbed insulating spacer that includes laterally-protruding annular rib regions at levels of the insulating layers, or can be provided by annular insulating spacers located at levels of the electrically conductive layers. The contact via structure can contact a top surface of an underlying metal interconnect structure that overlies a substrate to provide an electrically conductive path.Type: GrantFiled: April 11, 2018Date of Patent: January 12, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Mitsuteru Mushiga, Kenji Sugiura, Hisakazu Otoi, Shigehisa Inoue, Yuki Fukuda
-
Patent number: 10892270Abstract: According to one embodiment, the array chip includes a three-dimensionally disposed plurality of memory cells and a memory-side interconnection layer connected to the memory cells. The circuit chip includes a substrate, a control circuit provided on the substrate, and a circuit-side interconnection layer provided on the control circuit and connected to the control circuit. The circuit chip is stuck to the array chip with the circuit-side interconnection layer facing to the memory-side interconnection layer. The bonding metal is provided between the memory-side interconnection layer and the circuit-side interconnection layer. The bonding metal is bonded to the memory-side interconnection layer and the circuit-side interconnection layer.Type: GrantFiled: July 11, 2019Date of Patent: January 12, 2021Assignee: Toshiba Memory CorporationInventors: Yoshiaki Fukuzumi, Hideaki Aochi
-
Patent number: 10885963Abstract: An embodiment includes an apparatus comprising: a first layer and a second layer; a first gate including first gate portions and a second gate including second gate portions; wherein the first layer: (a) is monolithic, (b) is between the first gate portions and is also between the second gate portions, and (c) includes a semiconductor material; wherein the second layer: (a) is between the first layer and at least one of the first gate portions and is also between the first layer and at least one of the second gate portions, and (b) includes oxygen and at least one of hafnium, silicon, yttrium, zirconium, barium, titanium, lead, or combinations thereof; wherein (a) a first plane intersects the first gate portions and the first and second layers, and (b) a second plane intersects the second gate portions and the first and second layers. Other embodiments are described herein.Type: GrantFiled: December 14, 2018Date of Patent: January 5, 2021Assignee: Intel CorporationInventors: Dmitri Nikonov, Ilya Karpov, Ian Young
-
Patent number: 10879258Abstract: Various embodiments of the present application are directed to an integrated circuit (IC) comprising a memory cell with a large operation window and a high erase speed. In some embodiments, the IC comprises a semiconductor substrate and a memory cell. The memory cell comprises a control gate electrode, a select gate electrode, a charge trapping layer, and a common source/drain region. The common source/drain is defined by the semiconductor substrate and is n-type. The control gate electrode and the select gate electrode overlie the semiconductor substrate and are respectively on opposite sides of the common source/drain. Further, the control gate electrode overlies the charge trapping layer and comprises a metal with a p-type work function. In some embodiments, the select gate electrode comprises a metal with an n-type work function.Type: GrantFiled: November 14, 2019Date of Patent: December 29, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yun-Chi Wu, Cheng-Bo Shu, Chien Hung Liu
-
Patent number: 10879253Abstract: A semiconductor device includes a non-volatile memory. The non-volatile memory includes a first dielectric layer disposed on a substrate, a floating gate disposed on the dielectric layer, a control gate and a second dielectric layer disposed between the floating gate and the control gate. The second dielectric layer includes one of a silicon oxide layer, a silicon nitride layer and a multi-layer thereof. The first dielectric layer includes a first-first dielectric layer formed on the substrate and a second-first dielectric layer formed on the first-first dielectric layer. The second-first dielectric layer includes a dielectric material having a dielectric constant higher than silicon nitride.Type: GrantFiled: May 31, 2019Date of Patent: December 29, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wei Cheng Wu, Li-Feng Teng
-
Patent number: 10879256Abstract: An integrated circuit (IC) includes a semiconductor-on-insulator (SOI) substrate comprising a handle substrate, an insulator layer over the handle substrate, and a semiconductor device layer over the insulator layer. A logic device includes a logic gate arranged over the semiconductor device layer. The logic gate is arranged within a high ? dielectric layer. A memory cell includes a control gate and a select gate laterally adjacent to one another and arranged over the semiconductor device layer. A charge-trapping layer underlies the control gate.Type: GrantFiled: June 22, 2018Date of Patent: December 29, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien Hung Liu, Chih-Wei Hung