With Means (other Than Self-alignment Of The Gate Electrode) To Decrease Gate Capacitance (e.g., Shield Electrode) Patents (Class 257/340)
-
Patent number: 8803225Abstract: A tunneling field effect transistor and a method for fabricating the same are provided. The tunneling field effect transistor includes: a semiconductor substrate and a drain layer formed in the semiconductor substrate, in which the drain layer is first type heavily doped; an epitaxial layer formed on the drain layer, with an isolation region formed in the epitaxial layer; a buried layer formed in the epitaxial layer, in which the buried layer is second type lightly doped; a source formed in the buried layer, in which the source is second type heavily doped; a gate dielectric layer formed on the epitaxial layer, and a gate formed on the gate dielectric layer; and a source metal contact layer formed on the source, and a drain metal contact layer formed under the drain layer.Type: GrantFiled: September 6, 2012Date of Patent: August 12, 2014Assignee: Tsinghua UniversityInventors: Ning Cui, Renrong Liang, Jing Wang, Jun Xu
-
Patent number: 8796088Abstract: A semiconductor device and a method of fabricating the semiconductor device is provided. In the method, a semiconductor substrate defining a device region and an outer region at a periphery of the device region is provided, an align trench is formed in the outer region, a dummy trench is formed in the device region, an epi layer is formed over a top surface of the semiconductor substrate and within the dummy trench, a current path changing part is formed over the epi layer, and a gate electrode is formed over the current path changing part. When the epi layer is formed, a current path changing trench corresponding to the dummy trench is formed over the epi layer, and the current path changing part is formed within the current path changing trench.Type: GrantFiled: July 10, 2012Date of Patent: August 5, 2014Assignee: Dongbu HiTek Co., Ltd.Inventor: Chul Jin Yoon
-
Patent number: 8791525Abstract: A power semiconductor device that includes a stack of a thin metal layer and a thick metal layer over the active region thereof, and a method for the fabrication thereof.Type: GrantFiled: February 25, 2008Date of Patent: July 29, 2014Assignee: International Rectifier CorporationInventors: Robert Montgomery, Hugo Burke, Philip Parsonage, Susan Johns, David Paul Jones
-
Publication number: 20140197487Abstract: An electronic semiconductor device comprising: a semiconductor body, having a first side and a second side opposite to one another and including a first structural region facing the second side, and a second structural region extending over the first structural region and facing the first side; a body region extending in the second structural region at the first side; a source region extending inside the body region; an LDD region facing the first side of the semiconductor body; and a gate electrode. The device comprises: a trench dielectric region extending through the second structural region a first trench conductive region immediately adjacent to the trench dielectric region; and a second trench conductive region in electrical contact with the body region and with the source region. An electrical contact at the second side of the semiconductor body is in electrical contact with the drain region via the first structural region.Type: ApplicationFiled: January 9, 2014Publication date: July 17, 2014Applicant: STMicroelectronics S.r.l.Inventors: Salvatore Cascino, Leonardo Gervasi, Antonello Santangelo
-
Patent number: 8759914Abstract: The invention provides integrated circuit designs that use of an M2 interconnect layer in place of local interconnect conductors for programming in OD area to enable efficient use of OD area for routing the M1 signals in the stack devices. The use of M2 in place of local interconnect conductors for programming also enables the introduction of shields between adjacent M2 programming lines to reduce the capacitive coupling impact. This improves the transistor density and circuit performance significantly. Although the invention is applicable to integrated circuit design in general, it is particularly well suited to 20 nm static random accessory memory (SRAM) chips to produce transistor density circuit performance advantages over prior 20 nm and 28 nm SRAM chip layouts.Type: GrantFiled: February 8, 2013Date of Patent: June 24, 2014Assignee: LSI CorporationInventors: Anil Singh Rawat, Sumaant Kumar Thapliyal, Deepak Doddamani, Deepa V
-
Patent number: 8742495Abstract: In one embodiment, a vertical HVFET includes a pillar of semiconductor material a pillar of semiconductor material arranged in a loop layout having at least two substantially parallel and substantially linear fillet sections each having a first width, and at least two rounded sections, the rounded sections having a second width narrower than the first width, a source region of a first conductivity type being disposed at or near a top surface of the pillar, and a body region of a second conductivity type being disposed in the pillar beneath the source region. First and second dielectric regions are respectively disposed on opposite sides of the pillar, the first dielectric region being laterally surrounded by the pillar, and the second dielectric region laterally surrounding the pillar. First and second field plates are respectively disposed in the first and second dielectric regions.Type: GrantFiled: March 11, 2013Date of Patent: June 3, 2014Assignee: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee, Lin Zhu
-
Patent number: 8716789Abstract: A power semiconductor device according to an embodiment includes an element portion in which MOSFET elements are provided and a termination portion provided around the element portion, and has pillar layers provided respectively in parallel to each other in a semiconductor substrate. The device includes a first trench and a first insulation film. The first trench is provided between end portions of the pillar layers, in the semiconductor substrate at the termination portion exposed from a source electrode of the MOSFET elements. The first insulation film is provided on a side surface and a bottom surface of the first trench.Type: GrantFiled: September 11, 2012Date of Patent: May 6, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Masaru Izumisawa, Hiroshi Ohta, Hiroaki Yamashita
-
Patent number: 8716811Abstract: A semiconductor device includes a first conduction-type semiconductor substrate, a first semiconductor region of a first conduction-type formed on the semiconductor substrate, a second semiconductor region of a second conduction-type formed on a surface of the first semiconductor region, a third semiconductor region of the second conduction-type formed to be separated from the second semiconductor region on the surface of the first semiconductor region, a fourth semiconductor region of the second conduction-type formed to be separated from the second semiconductor region and the third semiconductor region on the surface of the first semiconductor region, and a first electrode connected to the second semiconductor region and the third semiconductor region.Type: GrantFiled: March 2, 2012Date of Patent: May 6, 2014Assignee: Sony CorporationInventors: Hideki Mori, Chihiro Arai
-
Patent number: 8716701Abstract: Embodiments of the invention are directed to an improved device for sensing infrared (IR) radiation with upconversion to provide an output of electromagnetic radiation having a shorter wavelength than the incident IR radiation, such as visible light. The device comprises an anode, a hole blocking layer to separate an IR sensing layer from the anode, an organic light emitting layer that is separated from the anode by the IR sensing layer, and a cathode. The hole blocking layer assures that when a potential is applied between the anode and the cathode the organic light emitting layer generates electromagnetic radiation only when the IR sensing layer is irradiated with IR radiation.Type: GrantFiled: May 24, 2011Date of Patent: May 6, 2014Assignees: Nanoholdings, LLC, University of Florida Research Foundation, Inc.Inventors: Franky So, Do Young Kim, Dong Woo Song, Galileo Sarasqueta, Bhabendra K. Pradhan
-
Patent number: 8697539Abstract: An integrated circuit device includes a gate region extending above a semiconductor substrate and extending in a first longitudinal direction. A first fin has a first sidewall that extends in a second longitudinal direction above the semiconductor substrate such that the first fin intersects the gate region. A second fin has a second sidewall extending in the second direction above the semiconductor substrate such that the second fin intersects the gate region. A shallow trench isolation (STI) region is formed in the semiconductor substrate between the first and second sidewalls of the first and second fins. A conductive layer disposed over the first insulating layer and over top surfaces of the first and second fins. A first insulating layer is disposed between an upper surface of the STI region and a lower surface of the conductive layer to separate the STI region from the conductive layer.Type: GrantFiled: December 19, 2012Date of Patent: April 15, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hsiang Huang, Chia-Pin Lin
-
Patent number: 8680615Abstract: A customized shield plate field effect transistor (FET) includes a semiconductor layer, a gate dielectric, a gate electrode, and at least one customized shield plate. The shield plate includes a conductive layer overlying a portion of the gate electrode, one of the gate electrode sidewalls, and a portion of the substrate adjacent to the sidewall. The shield plate defines a customized shield plate edge at its lateral boundary. A distance between the customized shield plate edge and the sidewall of the gate electrode varies along a length of the sidewall. The customized shield plate edge may form triangular, curved, and other shaped shield plate elements. The configuration of the customized shield plate edge may reduce the area of the resulting capacitor and thereby achieve lower parasitic capacitance associated with the FET. The FET may be implemented as a lateral diffused MOS (LDMOS) transistor suitable for high power radio frequency applications.Type: GrantFiled: December 13, 2011Date of Patent: March 25, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Agni Mitra, David C. Burdeaux
-
Patent number: 8664717Abstract: This application is directed to a semiconductor device with an oversized local contact as a Faraday shield, and methods of making such a semiconductor device. One illustrative device disclosed herein includes a transistor comprising a gate electrode and a source region, a source region conductor that is conductively coupled to the source region, a Faraday shield positioned above the source region conductor and the gate electrode and a first portion of a first primary metallization layer for an integrated circuit device positioned above and electrically coupled to the Faraday shield.Type: GrantFiled: January 9, 2012Date of Patent: March 4, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Yanxiang Liu, Young Way Teh, Vara Vakada
-
Patent number: 8643102Abstract: A control device of a semiconductor device is provided. The control device of a semiconductor device is capable of reducing both ON resistance and feedback capacitance in a hollow-gate type planar MOSFET to which a second gate electrode is provided or a trench MOSFET to which a second gate electrode is provided. In the control device controlling driving of a hollow-gate type planar MOSFET to which a second gate electrode is provided or a trench MOSFET to which a second gate electrode is provided, a signal of tuning ON or OFF is outputted to a gate electrode in a state of outputting a signal of turning OFF to the second gate electrode.Type: GrantFiled: September 10, 2011Date of Patent: February 4, 2014Assignee: Renesas Electronics CorporationInventors: Takayuki Hashimoto, Masahiro Masunaga
-
Patent number: 8643103Abstract: A semiconductor device for preventing an outer well from being separated by a trench gate electrode from the well of a cell region while suppressing increase in the gate resistance in which buried gate electrodes extending in a direction overlapping a gate contact region extend only before a gate electrode so as not to overlap the gate electrode, the source contact situated between each of the buried gate electrodes is shorter than the buried gate electrode in the vertical direction, the ends of the buried gate electrodes on the side of the gate electrode are connected with each other by a buried connecting electrode disposed before the gate electrode, the buried connecting electrode extends in a direction parallel with the longer side of the semiconductor device, and is not connected to the buried gate electrode on the side of the contact situated adjacent to the contact-side buried gate electrode.Type: GrantFiled: September 24, 2011Date of Patent: February 4, 2014Assignee: Renesas Electronics CorporationInventor: Yoshiya Kawashima
-
Patent number: 8637929Abstract: A disclosed MOS transistor has a drain region offset from a gate electrode structure, wherein the gate electrode structure includes at least a first gate electrode and a second gate electrode such that the second gate electrode is located at the drain side of the first gate electrode and the second gate electrode is isolated from the first gate electrode by an insulation film, and wherein the first and second gate electrodes are formed respectively on a first gate insulation film and a second gate insulation film having an increased thickness as compared with the first gate insulation film.Type: GrantFiled: October 11, 2011Date of Patent: January 28, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Shigeo Satoh, Takae Sukegawa
-
Patent number: 8581341Abstract: Semiconductor power devices, and related methods, wherein a recessed contact makes lateral ohmic contact to the source diffusion, but is insulated from the underlying recessed field plate (RFP). Such an insulated RFP is here referred to as an embedded recessed field plate (ERFP).Type: GrantFiled: April 19, 2011Date of Patent: November 12, 2013Assignee: MaxPower Semiconductor, Inc.Inventors: Mohamed N. Darwish, Jun Zeng, Shih-Tzung Su, Richard A. Blanchard
-
Patent number: 8564047Abstract: A semiconductor power device having shielded gate structure integrated with a trenched clamp diode formed in a semiconductor silicon layer, wherein the shielded gate structure comprises a shielded electrode formed by a first poly-silicon layer and a gate electrode formed by a second poly-silicon layer. The trenched clamp diode is formed by the first poly-silicon layer. A shielded gate mask used to define the shielded gate is also used to define the trenched clamp diode. Therefore, one poly-silicon layer and a mask for the trenched clamp diode are saved.Type: GrantFiled: September 27, 2011Date of Patent: October 22, 2013Assignee: Force MOS Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 8552511Abstract: A semiconductor device including a low-concentration impurity region formed on the drain side of an n-type MIS transistor, in a non-self-aligned manner with respect to an end portion of the gate electrode. A high-concentration impurity region is placed with a specific offset from the gate electrode and a sidewall insulating film. The semiconductor device enables the drain breakdown voltage to be sufficient and the on-resistance to decrease. A silicide layer is also formed on the surface of the gate electrode, thereby achieving gate resistance reduction and high frequency characteristics improvement.Type: GrantFiled: February 8, 2011Date of Patent: October 8, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Masashi Shima
-
Patent number: 8536579Abstract: The invention relates to an electronic device including a sequence of a first thin film transistor (TFT) and a second TFT, the first TFT including a first set of electrodes separated by a first insulator, the second TFT comprising a second set of electrodes separated by a second insulator, wherein the first set of electrodes and the second set of electrodes are formed from a first shared conductive layer and a second shared conductive layer, the first insulator and the second insulator being formed by a shared dielectric layer. The invention further relates to a method of manufacturing an electronic device.Type: GrantFiled: July 16, 2008Date of Patent: September 17, 2013Assignee: Creator Technology B.V.Inventors: Christoph Wilhelm Sele, Monica Johanna Beenhakkers, Gerwin Hermanus Gelinck, Nicolaas Aldegonda Jan Maria Van Aerle, Hjalmar Edzer Ayco Huitema
-
Patent number: 8502311Abstract: It is disclosed a semiconductor transistor, comprising a semiconductor substrate (111) in which a channel region (115) and a drain extension region (119) connected to the channel region are provided; a gate electrode (127) configured to provide an electric field for influencing the channel region; a first electrically conductive shield element (131) extending in a horizontal direction (103) parallel to a main surface of the semiconductor substrate and being arranged beside the gate electrode spaced apart from the drain extension region in a vertical direction (105) perpendicular to the horizontal direction; and a second electrically conductive shield element (133) arranged spaced apart from the first shield element in the vertical direction, wherein the gate electrode protrudes over the first shield element in the vertical direction.Type: GrantFiled: April 25, 2011Date of Patent: August 6, 2013Assignee: NXP B.V.Inventor: Stephan Jo Cecile Henri Theeuwen
-
Patent number: 8487318Abstract: A semiconductor device of the present invention includes a semiconductor layer composed of SiC, a metal layer directly bonded to one face of the semiconductor layer, and a high carbon concentration layer formed on a surface layer portion at one side of the semiconductor layer and containing more highly concentrated carbon than a surface layer portion of the other side. Further, a manufacturing method of a semiconductor device of the present invention includes the steps of forming, on a surface layer portion at one face side of a semiconductor layer composed of SiC, a high carbon concentration layer containing more highly concentrated carbon than a surface layer portion at the other face side by heat treatment and directly bonding metal to the high carbon concentration layer.Type: GrantFiled: July 20, 2010Date of Patent: July 16, 2013Assignee: Rohm Co., Ltd.Inventor: Yuki Nakano
-
Patent number: 8487381Abstract: Disclosed herein is a protection element for protecting a circuit element. The protection element includes source and drain areas created in a semiconductor layer, a gate created on the semiconductor layer, sandwiching a gate insulation film between the gate and the semiconductor layer, a source electrode connected to the surface of the source area and electrically connected to the ground, a drain electrode connected to the surface of the drain area and used for receiving a surge input, and a diode connected between the source electrode and the gate.Type: GrantFiled: December 21, 2011Date of Patent: July 16, 2013Assignee: Sony CorporationInventor: Takaaki Tatsumi
-
Publication number: 20130175617Abstract: This application is directed to a semiconductor device with an oversized local contact as a Faraday shield, and methods of making such a semiconductor device. One illustrative device disclosed herein includes a transistor comprising a gate electrode and a source region, a source region conductor that is conductively coupled to the source region, a Faraday shield positioned above the source region conductor and the gate electrode and a first portion of a first primary metallization layer for an integrated circuit device positioned above and electrically coupled to the Faraday shield.Type: ApplicationFiled: January 9, 2012Publication date: July 11, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Yanxiang Liu, Young Way Teh, Vara Vakada
-
Patent number: 8460976Abstract: The present invention relates to a manufacturing method of SOI devices, and in particular, to a manufacturing method of SOI high-voltage power devices.Type: GrantFiled: September 7, 2010Date of Patent: June 11, 2013Assignee: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of SciencesInventors: Xinhong Cheng, Zhongjian Wang, Yuehui Yu, Dawei He, Dawei Xu, Chao Xia
-
Patent number: 8410551Abstract: In one embodiment, a transistor fabricated on a semiconductor die includes a first section of transistor segments disposed in a first area of the semiconductor die, and a second section of transistor segments disposed in a second area of the semiconductor die adjacent the first area. Each of the transistor segments in the first and second sections includes a pillar of a semiconductor material that extends in a vertical direction. First and second dielectric regions are disposed on opposite sides of the pillar. First and second field plates are respectively disposed in the first and second dielectric regions. Outer field plates of transistor segments adjoining first and second sections are either separated or partially merged.Type: GrantFiled: September 9, 2011Date of Patent: April 2, 2013Assignee: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee, Martin H. Manley
-
Patent number: 8405146Abstract: A component arrangement including a MOS transistor having a field electrode is disclosed. One embodiment includes a gate electrode, a drift zone and a field electrode, arranged adjacent to the drift zone and dielectrically insulated from the drift zone by a dielectric layer a charging circuit, having a rectifier element connected between the gate electrode and the field electrode.Type: GrantFiled: May 4, 2010Date of Patent: March 26, 2013Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Franz Hirler
-
Patent number: 8377755Abstract: A method of manufacturing a SOI high voltage power chip with trenches is disclosed. The method comprises: forming a cave and trenches at a SOI substrate; filling oxide in the cave; oxidizing the trenches, forming oxide isolation regions for separating low voltage devices at the same time; filling oxide in the oxidized trenches; and then forming drain regions, source regions and gate regions for a high voltage power device and low voltage devices. The process involves depositing an oxide layer overlapping the cave of the SOI substrate. A SOI high voltage power chip thus made will withstand at least above 700V voltage.Type: GrantFiled: September 7, 2010Date of Patent: February 19, 2013Assignee: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of SciencesInventors: Xinhong Cheng, Zhongjian Wang, Yuehui Yu, Dawei He, Dawei Xu, Chao Xia
-
Patent number: 8378432Abstract: In sophisticated transistor elements including a high-k gate metal stack, the integrity of the sensitive gate materials may be ensured by a spacer element that may be concurrently used as an offset spacer for defining a lateral offset of a strain-inducing semiconductor alloy. The cap material of the sophisticated gate stack may be removed without compromising integrity of the offset spacer by providing a sacrificial spacer element. Consequently, an efficient strain-inducing mechanism may be obtained in combination with the provision of a sophisticated gate stack with the required material integrity, while reducing overall process complexity compared to conventional strategies.Type: GrantFiled: March 29, 2010Date of Patent: February 19, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Richard Carter, Sven Beyer, Martin Trentzsch
-
Patent number: 8362572Abstract: An integrated circuit device includes a gate region extending above a semiconductor substrate and extending in a first longitudinal direction. A first fin has a first sidewall that extends in a second longitudinal direction above the semiconductor substrate such that the first fin intersects the gate region. A second fin has a second sidewall extending in the second direction above the semiconductor substrate such that the second fin intersects the gate region. A shallow trench isolation (STI) region is formed in the semiconductor substrate between the first and second sidewalls of the first and second fins. A conductive layer disposed over the first insulating layer and over top surfaces of the first and second fins. A first insulating layer is disposed between an upper surface of the STI region and a lower surface of the conductive layer to separate the STI region from the conductive layer.Type: GrantFiled: February 24, 2010Date of Patent: January 29, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hsiang Huang, Chia-Pin Lin
-
Patent number: 8350318Abstract: In one embodiment, an MOS transistor is formed with trench gates. The gate structure of the trench gates generally has a first insulator that has a first thickness in one region of the gate and a second thickness in a second region of the gate.Type: GrantFiled: August 17, 2007Date of Patent: January 8, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gordon M. Grivna, Francine Y. Robb
-
Patent number: 8334567Abstract: First example embodiments comprise forming a stress layer over a MOS transistor (such as a LDMOS Tx) comprised of a channel and first, second and third junction regions. The stress layer creates a stress in the channel and the second junction region of the Tx. Second example embodiments comprise forming a MOS FET and at least a dummy gate over a substrate. The MOS is comprised of a gate, channel, source, drain and offset drain. At least one dummy gate is over the offset drain. A stress layer is formed over the MOS and the dummy gate. The stress layer and the dummy gate improve the stress in the channel and offset drain region.Type: GrantFiled: November 1, 2010Date of Patent: December 18, 2012Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Sanford Chu, Yisuo Li, Guowei Zhang, Purakh Raj Verma
-
Patent number: 8319278Abstract: Power semiconductor devices in which insulated empty space zones are used for field-shaping regions, in place of dielectric bodies previously used. Optionally permanent charge is added at the interface between the insulated empty space zone and an adjacent semiconductor drift region.Type: GrantFiled: March 10, 2010Date of Patent: November 27, 2012Assignee: MaxPower Semiconductor, Inc.Inventors: Jun Zeng, Mohamed N. Darwish, Richard A. Blanchard
-
Patent number: 8304329Abstract: Vertical power devices which include an insulated trench containing insulating material and a gate electrode, and related methods. A body region is positioned so that a voltage bias on the gate electrode will cause an inversion layer in the body region. A layer of permanent charge, at or near the sidewall of the trench, provides charge balancing for the space charge in the depleted semiconductor material during the OFF state. A conductive shield layer is positioned below the gate electrode in the insulating material, and reduces capacitive coupling between the gate and the lower part of the trench. This reduces switching losses. In other embodiments, a planar gate electrode controls horizontal carrier injection into the vertical conduction pathway along the trench, while a shield plate lies over the trench itself to reduce capacitive coupling.Type: GrantFiled: November 25, 2009Date of Patent: November 6, 2012Assignee: MaxPower Semiconductor, Inc.Inventors: Jun Zeng, Mohamed N. Darwish
-
Patent number: 8304829Abstract: Exemplary power semiconductor devices with features providing increased breakdown voltage and other benefits are disclosed.Type: GrantFiled: March 20, 2009Date of Patent: November 6, 2012Assignee: Fairchild Semiconductor CorporationInventors: Joseph A. Yedinak, Ashok Challa
-
Patent number: 8299560Abstract: An electronic device can include a buried conductive region, a buried insulating layer over the buried conductive region, and a semiconductor layer disposed over the buried insulating layer, wherein the semiconductor layer has a primary surface and an opposing surface, and the buried conductive region is disposed closer to the opposing surface than to the primary surface. The electronic device can also include a current-carrying electrode of a first transistor, wherein the current carrying electrode is disposed along the primary surface and spaced apart from the buried conductive layer. The electronic device can also include a vertical conductive structure extending through the buried insulating layer, wherein the vertical conductive structure is electrically connected to the current-carrying electrode and the buried conductive region.Type: GrantFiled: February 8, 2010Date of Patent: October 30, 2012Assignee: Semiconductor Components Industries, LLCInventors: Gary H. Loechelt, Gordon M. Grivna, Peter J. Zdebel
-
Patent number: 8264040Abstract: A power transistor includes a semiconductor layer an electrode layer. The semiconductor layer having a source zone, a drain zone spaced apart from the source zone in a lateral direction, a drift zone adjacent to the drain zone, and a body zone. The body zone is interposed between the drift zone and the source zone. The electrode layer is dielectrically insulated from the semiconductor layer, and includes a gate electrode divided into at least two sections and a field plate. The field plate is arranged at a first height level relative to the semiconductor layer. A first gate electrode section is arranged at least partially at a second height level, which is lower than the first height level relative to the semiconductor layer. A second gate electrode section, which is laterally displaced from the first gate electrode section, is disposed at a first intermediate level arranged between the first and second height levels.Type: GrantFiled: January 12, 2007Date of Patent: September 11, 2012Assignee: Infineon Technologies Austria AGInventor: Frank Pfirsch
-
Patent number: 8253198Abstract: A multi-path transistor includes an active region including a channel region and an impurity region. A gate is dielectrically separated from the channel region. A signal line is dielectrically separated from the impurity region. A conductive shield is disposed between, and dielectrically separated from, the signal line and the channel region. In some multi-path transistors, the channel region includes an extension-channel region under the conductive shield and the multi-path transistor includes different conduction paths, at least one of the different conduction paths being in the extension-channel region to conduct substantially independent of a voltage on the signal line. In other multi-path transistors, the conductive shield is operably coupled to the impurity region and the multi-path transistor includes different conduction paths, at least one of the different conduction paths being under the conductive shield to conduct substantially independent of a voltage on the signal line.Type: GrantFiled: July 30, 2009Date of Patent: August 28, 2012Assignee: Micron TechnologyInventor: Toru Tanzawa
-
Patent number: 8242605Abstract: In a semiconductor device having an LDMOSFET, a source electrode is at the back surface thereof. Therefore, to reduce electric resistance between a source contact region in the top surface and the source electrode at the back surface, a poly-silicon buried plug is provided which extends from the upper surface into a P+-type substrate through a P-type epitaxial layer, and is heavily doped with boron. Dislocation occurs in a mono-crystalline silicon region around the poly-silicon buried plug to induce a leakage failure. The semiconductor device has a silicon-based plug extending through the boundary surface between first and second semiconductor layers having different impurity concentrations. At least the inside of the plug is a poly-crystalline region. Of the surface of the poly-crystalline region, the portions located on both sides of the foregoing boundary surface in adjacent relation thereto are each covered with a solid-phase epitaxial region.Type: GrantFiled: June 8, 2010Date of Patent: August 14, 2012Assignee: Renesas Electronics CorporationInventors: Hiroyuki Arie, Nobuaki Umemura, Nobuyoshi Hattori, Nobuto Nakanishi, Kimio Hara, Kyoya Nitta, Makoto Ishikawa
-
Patent number: 8159028Abstract: A transistor is provided. The transistor includes a silicon layer including a source region and a drain region. A gate stack is disposed on the silicon layer between the source region and the drain region. The gate stack comprises a first layer of a high dielectric constant material, a second layer comprising a metal or metal alloy, and a third layer comprising silicon or polysilicon. A lateral extent of the second layer of the gate stack is substantially greater than a lateral extent of the third layer of the gate stack. Also provided are methods for fabricating such a transistor.Type: GrantFiled: August 19, 2009Date of Patent: April 17, 2012Assignee: International Business Machines CorporationInventors: Leland Chang, Isaac Lauer, Jeffrey W. Sleight
-
Patent number: 8159027Abstract: A semiconductor device including: a SiC substrate; an AlGaN layer formed on the SiC substrate; a source electrode and a drain electrode formed on the AlGaN layer so as to be spaced from each other; an insulation film formed between the source electrode and the drain electrode and having a band-like opening in parallel to the source electrode and the drain electrode; a gate electrode formed at the opening in the insulation film; and a drain-side field plate electrode formed integrally with the gate electrode on the drain electrode side of the gate electrode and having a drain electrode side end portion spaced from the insulation film, thus restraining degradation in performance.Type: GrantFiled: July 29, 2009Date of Patent: April 17, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Hisao Kawasaki
-
Patent number: 8154079Abstract: A semiconductor device, which can prevent an element breakdown by alleviating of electric field concentrations, and can also prevent reduction of gain, includes: a source electrode formed on a semiconductor layer; a drain electrode formed on the semiconductor layer; a gate electrode formed between the source electrode and the drain electrode; an insulating film formed on the semiconductor layer and the gate electrode; a field plate electrode formed on the insulating film; and a resistor for connecting the field plate electrode and the source electrode.Type: GrantFiled: November 28, 2007Date of Patent: April 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Keiichi Matsushita, Kazutaka Takagi, Naotaka Tomita
-
Patent number: 8154078Abstract: A semiconductor structure is provided. A second conductivity type well region is disposed on a first conductivity type substrate. A gate structure comprising a first sidewall and second sidewall is provided. The first sidewall is disposed on the second conductivity type well region. A second conductivity type diffused source is disposed on the first conductivity type substrate outside of the second sidewall. A second conductivity type diffused drain is disposed on the second conductivity type well region outside of the first sidewall. First conductivity type buried rings are arranged in a horizontal direction, separated from each other, and formed in the second conductivity type well region. Doped profiles of the first conductivity type buried rings gradually become smaller in a direction from the second conductivity type diffused source to the second conductivity type diffused drain.Type: GrantFiled: February 17, 2010Date of Patent: April 10, 2012Assignee: Vanguard International Semiconductor CorporationInventors: Yih-Jau Chang, Shang-Hui Tu, Gene Sheu
-
Patent number: 8134152Abstract: A CMOS thin film transistor arrangement including a PMOS poly-silicon thin film transistor having a top gate configuration and a NMOS oxide thin film transistor having an inverted staggered bottom gate configuration where both transistors share the same gate electrode. The shared gate electrode is used as a doping or implantation mask in the formation of the source and drain regions of the poly-silicon transistor.Type: GrantFiled: January 13, 2010Date of Patent: March 13, 2012Assignee: Samsung Mobile Display Co., Ltd.Inventors: Jong-Hyun Choi, Sung-Ho Kim
-
Patent number: 8120107Abstract: The semiconductor device includes a P-type semiconductor region and an MOS transistor. MOS transistor includes a gate electrode, a collector electrode, a drain electrode, an N-type impurity region and a P-type impurity region. N-type impurity region is electrically connected to the drain electrode. P-type impurity region is electrically connected to the collector electrode. P-type impurity region is electrically connected to the drain electrode. The semiconductor device further includes an N-type impurity region and an electrode. N-type impurity region is electrically connected to the gate electrode. The electrode is formed on the P-type semiconductor region with an insulating film therebetween, and is electrically connected to gate electrode. Thereby, an element footprint can be reduced while maintaining characteristics.Type: GrantFiled: January 13, 2011Date of Patent: February 21, 2012Assignee: Mitsubishi Electric CorporationInventor: Tomohide Terashima
-
Patent number: 8080858Abstract: A Semiconductor component having a space saving edge structure is disclosed. One embodiment provides a first side, a second side, an inner region, an edge region adjoining the inner region in a lateral direction of the semiconductor body, and a first semiconductor layer extending across the inner region and the edge region and having a basic doping of a first conductivity type. At least one active component zone of a second conductivity type, which is complementary to the first conductivity type, is disposed in the inner region in the first semiconductor layer. An edge structure is disposed in the edge region and includes at least one trench extending from the first side into the semiconductor body. An edge electrode is disposed in the trench, a dielectric layer is disposed in the trench between the edge electrode and the semiconductor body, a first edge zone of the second conductivity type adjoin the trench and are at least partially disposed below the trench.Type: GrantFiled: August 3, 2007Date of Patent: December 20, 2011Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Ralf Siemieniec, Christian Geissler
-
Patent number: 8076724Abstract: A semiconductor device is formed having lower gate-to-drain capacitance. The semiconductor device having an active region (1300) and a dielectric platform region (1310). A trench (80) is formed adjacent to a drain (20) of the semiconductor device to a first depth. The etch process for forming trench (80) etches the dielectric platform region (1310) to a first depth. A second trench (210) is etched in trench (80) to further isolate areas in the active region (1300). The etch process for forming the second trench (210) etches the dielectric platform region (1310) to form a support structure for the dielectric platform in the substrate. The dielectric platform, the trench (80), and the second trench (210) is capped and sealed. The dielectric platform is made approximately planar to the major surface of the substrate by forming the support structure from the first depth to the second depth.Type: GrantFiled: October 9, 2008Date of Patent: December 13, 2011Assignee: HVVi Semiconductors, Inc.Inventor: Robert Bruce Davies
-
Publication number: 20110266619Abstract: It is disclosed a semiconductor transistor, comprising a semiconductor substrate (111) in which a channel region (115) and a drain extension region (119) connected to the channel region are provided; a gate electrode (127) configured to provide an electric field for influencing the channel region; a first electrically conductive shield element (131) extending in a horizontal direction (103) parallel to a main surface of the semiconductor substrate and being arranged beside the gate electrode spaced apart from the drain extension region in a vertical direction (105) perpendicular to the horizontal direction; and a second electrically conductive shield element (133) arranged spaced apart from the first shield element in the vertical direction, wherein the gate electrode protrudes over the first shield element in the vertical direction.Type: ApplicationFiled: April 25, 2011Publication date: November 3, 2011Applicant: NXP B.V.Inventor: Stephan Jo Cecile Henri Theeuwen
-
Publication number: 20110254088Abstract: Semiconductor power devices, and related methods, wherein a recessed contact makes lateral ohmic contact to the source diffusion, but is insulated from the underlying recessed field plate (RFP). Such an insulated RFP is here referred to as an embedded recessed field plate (ERFP).Type: ApplicationFiled: April 19, 2011Publication date: October 20, 2011Applicant: MAXPOWER SEMICONDUCTOR INC.Inventors: Mohamed N. Darwish, Jun Zeng, Shih-Tzung Su, Richard A. Blanchard
-
Patent number: 8039915Abstract: A solid-state image sensor (1) includes: an imaging device wafer (2A); a plurality of imaging devices (3) which are formed on the imaging device wafer (2A); a spacer (5) which surrounds the imaging devices (3) on the imaging device wafer (2A) and is joined to the imaging device wafer (2A) with an adhesive (7); a transparent protection member (4) which covers the imaging devices (3) on the imaging device wafer (2A) and is attached on the spacer (5); and a plurality of electrostatic discharge protection devices (10A) which are formed on the imaging device wafer (2A), the electrostatic discharge protection devices (10A) being positioned under the spacer (5), each of the electrostatic discharge protection devices (10A) having diffusion layers (12, 13) and a well layer (11) between the diffusion layers (12, 13), the well layer (11) being provided with a channel stopper (20).Type: GrantFiled: September 27, 2007Date of Patent: October 18, 2011Assignee: FUJIFILM CorporationInventors: Kosuke Takasaki, Mamoru Iesaka, Hideki Wako
-
Patent number: 8021984Abstract: A method for manufacturing a semiconductor includes forming an active region for an ESD device, an active region for a first polygate and the semiconductor, and a second polygate having a form of a blanket trench on a substrate, forming an interlayer dielectric layer including first and second insulating on the substrate, planarizing the interlayer dielectric layer, forming a contact pattern to open a portion of the interlayer dielectric layer over the first polygate, forming a first polygate trench by performing a first etch process with respect to the second insulating layer below the contact pattern, and performing a second etch process to remove the first insulating layer inside the first polygate trench and to remove the first insulating layer over the active region of the semiconductor other than the second polygate.Type: GrantFiled: December 22, 2009Date of Patent: September 20, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Wan-Gi Lee