Non-single Crystal, Or Recrystallized, Material Forms Active Junction With Single Crystal Material (e.g., Monocrystal To Polycrystal Pn Junction Or Heterojunction) Patents (Class 257/51)
-
Patent number: 8164116Abstract: A semiconductor device includes: a semiconductor base; a hetero semiconductor region which is in contact with the semiconductor base and which has a band gap different from that of the semiconductor base; a first electrode connected to the hetero semiconductor region; and a second electrode forming an ohmic contact to the semiconductor base. The hetero semiconductor region includes a laminated hetero semiconductor region formed by laminating a plurality of semiconductor layers in which crystal alignment is discontinuous at a boundary between at least two layers.Type: GrantFiled: August 22, 2006Date of Patent: April 24, 2012Assignee: Nissan Motor Co., Ltd.Inventors: Tetsuya Hayashi, Yoshio Shimoida, Masakatsu Hoshi, Hideaki Tanaka, Shigeharu Yamagami
-
Patent number: 8164095Abstract: It is an object to provide a semiconductor device which has a large size and operates at high speed. A top gate transistor which includes a semiconductor layer of single-crystal and a bottom gate transistor which includes a semiconductor layer of amorphous silicon (microcrystalline silicon) are formed over the same substrate. Then, gate electrodes of each transistor are formed with the same layer, and source and drain electrodes are also formed with the same layer. Thus, manufacturing steps are reduced. In other words, two types of transistors can be manufactured by adding only a few steps to the manufacturing process of a bottom gate transistor.Type: GrantFiled: June 13, 2008Date of Patent: April 24, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Publication number: 20120074405Abstract: One embodiment of the present invention relates to method for the concurrent deposition of multiple different crystalline structures on a semiconductor body utilizing in-situ differential epitaxy. In one embodiment of the present invention a preparation surface is formed, resulting in two distinct crystalline regions, a monocrystalline silicon substrate region and an isolating layer region. A monocrystalline silicon layer and an amorphous silicon layer are concurrently formed directly onto the preparation surface in the monocrystalline silicon substrate region and the isolating layer region, respectively. Deposition comprises the formation of two or more sub-layers. The process parameters can be varied for each individual sub-layer to optimize deposition characteristics.Type: ApplicationFiled: December 8, 2011Publication date: March 29, 2012Applicant: Infineon Technologies AGInventors: Herbert Schäfer, Martin Franosch, Thomas Meister, Josef Böck
-
Publication number: 20120074404Abstract: Provided is a supporting substrate (30) to be bonded on a single crystalline wafer composed of a single crystalline body. The supporting substrate is provided with a silicon carbide polycrystalline substrate (10) composed of a silicon carbide polycrystalline body, and a coat layer (20) deposited on the silicon carbide polycrystalline substrate (10). The coat layer (20) is composed of silicon carbide or silicon and is in contact with the single crystalline wafer, and the arithmetic average roughness of the contact surface (22) of the coat layer (20) in contact with the single crystalline wafer is 1 nm or less.Type: ApplicationFiled: March 19, 2010Publication date: March 29, 2012Applicant: BRIDGESTONE CORPORATIONInventor: Kazuhiro Ushita
-
Patent number: 8120139Abstract: Isolation of III-nitride devices may be performed with a dopant selective etch that provides a smooth profile with little crystal damage in comparison to previously used isolation techniques. The dopant selective etch may be an electro-chemical or photo-electro-chemical etch. The desired isolation area may be identified by changing the conductivity type of the semiconductor material to be etched. The etch process can remove a conductive layer to isolate a device atop the conductive layer. The etch process can be self stopping, where the process automatically terminates when the selectively doped semiconductor material is removed.Type: GrantFiled: December 3, 2004Date of Patent: February 21, 2012Assignee: International Rectifier CorporationInventor: Paul Bridger
-
Patent number: 8093590Abstract: In order to form a metal thin film, a silicide film, or the like between an upper-layer unit cell and a lower-layer unit cell in stacked-layer photoelectric conversion devices, a step of forming the thin film is additionally needed. Therefore, a problem such as decline in productivity of the photoelectric conversion devices occurs. A first unit cell including a single crystal semiconductor layer with a thickness of 10 ?m or less as a photoelectric conversion layer and a second unit cell including a non-single-crystal semiconductor layer as a photoelectric conversion layer, which is provided over the first unit cell, are at least included, and conductive clusters are dispersed between the unit cells. The conductive clusters are located between the lower-layer unit cell and the upper-layer unit cell to form an ohmic contact; thus, current flows between the both unit cells.Type: GrantFiled: March 16, 2011Date of Patent: January 10, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai
-
Patent number: 8080824Abstract: A semiconductor material structure includes at least one region capable of generating electrons and holes each having an associated mean kinetic energy during operation. A material layer in proximity to the region provides an associated potential energy larger than the mean kinetic energy associated with the generated electrons and the mean kinetic energy associated with the holes.Type: GrantFiled: November 15, 2006Date of Patent: December 20, 2011Assignee: Academia SinicaInventors: Kuei-Hsien Chen, Chien-Hung Lin, Chia-Wen Hsu, Li-Chyong Chen
-
Publication number: 20110278570Abstract: Bipolar transistor structures, methods of designing and fabricating bipolar transistors, methods of designing circuits having bipolar transistors. The method of designing the bipolar transistor includes: selecting an initial design of a bipolar transistor; scaling the initial design of the bipolar transistor to generate a scaled design of the bipolar transistor; determining if stress compensation of the scaled design of the bipolar transistor is required based on dimensions of an emitter of the bipolar transistor after the scaling; and if stress compensation of the scaled design of the bipolar transistor is required then adjusting a layout of a trench isolation layout level of the scaled design relative to a layout of an emitter layout level of the scaled design to generate a stress compensated scaled design of the bipolar transistor.Type: ApplicationFiled: August 1, 2011Publication date: November 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alvin Jose Joseph, Ramana Murty Malladi, James Albert Slinkman
-
Patent number: 8044465Abstract: The invention relates to a method for producing a semiconductor structure comprising a superficial layer, at least one embedded layer, and a support, which method comprises: a step of forming, on a first support, patterns in a first material, a step of forming a semiconductor layer, between and on said patterns, a step of assembling said semiconductor layer with a second support.Type: GrantFiled: March 24, 2010Date of Patent: October 25, 2011Assignee: S.O.I.TEC Solicon On Insulator TechnologiesInventors: Bernard Aspar, Chrystelle Lagahe-Blanchard
-
Patent number: 8039359Abstract: In one embodiment, the ESD device uses highly doped P and N regions deep within the ESD device to form a zener diode that has a controlled breakdown voltage.Type: GrantFiled: February 27, 2009Date of Patent: October 18, 2011Assignee: Semiconductor Components Industries, LLCInventors: Thomas Keena, Ki Chang, Francine Y. Robb, Mingjiao Liu, Ali Salih, John Michael Parsey, Jr., George Chang
-
Publication number: 20110248265Abstract: The absorption coefficient of silicon for infrared light is very low and most solar cells absorb very little of the infrared light energy in sunlight. Very thick cells of crystalline silicon can be used to increase the absorption of infrared light energy but the cost of thick crystalline cells is prohibitive. The present invention relates to the use of less expensive microcrystalline silicon solar cells and the use of backside texturing with diffusive scattering to give a very large increase in the absorption of infrared light. Backside texturing comprises a plurality of cusped features providing diffusive scattering. Constructing the solar cell with a smooth front surface results in multiple internal reflections, light trapping, and a large enhancement of the absorption of infrared solar energy.Type: ApplicationFiled: June 16, 2011Publication date: October 13, 2011Inventor: Leonard Forbes
-
Patent number: 8026517Abstract: A semiconductor structure is disclosed. The semiconductor structure includes a polycrystal substrate, a first single crystal layer formed thereon and a second single crystal layer formed on the first single crystal layer. A variation of coefficients of thermal expansion (CTE) between the first single crystal layer and the polycrystal substrate is less than 25%. There is no lattice mismatch between the first single crystal layer and the polycrystal substrate.Type: GrantFiled: May 9, 2008Date of Patent: September 27, 2011Assignee: Industrial Technology Research InstituteInventors: Kuo-Chuang Chiu, Tzer-Shen Lin
-
Publication number: 20110215322Abstract: A thin film transistor includes a gate electrode formed on a substrate, a semiconductor pattern overlapped with the gate electrode, a source electrode overlapped with a first end of the semiconductor pattern and a drain electrode overlapped with a second end of the semiconductor pattern and spaced apart from the source electrode. The semiconductor pattern includes an amorphous multi-elements compound including a II B element and a VI A element or including a III A element and a V A element and having an electron mobility no less than 1.0 cm2/Vs and an amorphous phase, wherein the VI A element excludes oxygen. Thus, a driving characteristic of the thin film transistor may be improved.Type: ApplicationFiled: February 25, 2011Publication date: September 8, 2011Inventors: Jae-Woo Park, Je-Hun Lee, Seong-Jin Yeon, Yeon-Hong Kim
-
Patent number: 8008156Abstract: A method for making a nitride read only memory device with buried diffusion spacers is disclosed. An oxide-nitride-oxide (ONO) layer is formed on top of a silicon substrate, and a polysilicon gate is formed over the ONO layer. The polysilicon gate is formed less than a length of the ONO layer. Two buried diffusion spacers are formed beside two sidewalls of the polysilicon gate and over the ONO layer. Two buried diffusion regions are implanted on the silicon substrate next to the two buried diffusion spacers. The two buried diffusion regions are then annealed such that the approximate interfaces of the buried diffusion regions are under the sidewalls of the polysilicon gate. The structure of a nitride read only memory device with buried diffusion spacers is also described.Type: GrantFiled: June 7, 2009Date of Patent: August 30, 2011Assignee: Macronix International Co., Ltd.Inventor: Chien Hung Liu
-
Publication number: 20110204360Abstract: In order to form a metal thin film, a silicide film, or the like between an upper-layer unit cell and a lower-layer unit cell in stacked-layer photoelectric conversion devices, a step of forming the thin film is additionally needed. Therefore, a problem such as decline in productivity of the photoelectric conversion devices occurs. A first unit cell including a single crystal semiconductor layer with a thickness of 10 ?m or less as a photoelectric conversion layer and a second unit cell including a non-single-crystal semiconductor layer as a photoelectric conversion layer, which is provided over the first unit cell, are at least included, and conductive clusters are dispersed between the unit cells. The conductive clusters are located between the lower-layer unit cell and the upper-layer unit cell to form an ohmic contact; thus, current flows between the both unit cells.Type: ApplicationFiled: March 16, 2011Publication date: August 25, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei Yamazaki, Yasuyuki Arai
-
Publication number: 20110198591Abstract: Disclosed is a method of forming a heterojunction bipolar transistor (HBT), comprising depositing a first stack comprising an polysilicon layer (16) and a sacrificial layer (18) on a mono-crystalline silicon substrate surface (10); patterning the first stack to form a trench (22) extending to the substrate; depositing a silicon layer (24) over the resultant structure; depositing a silicon-germanium-carbon layer (26) over the resultant structure; selectively removing the silicon-germanium-carbon layer (26) from the sidewalls of the trench (22); depositing a boron-doped silicon-germanium-carbon layer (28) over the resultant structure; depositing a further silicon-germanium-carbon layer (30) over the resultant structure; depositing a boron-doped further silicon layer (32) over the resultant structure; forming dielectric spacers (34) on the sidewalls of the trench (22); filling the trench (22) with an emitter material (36); exposing polysilicon regions (16) outside the side walls of the trench by selectively remoType: ApplicationFiled: January 12, 2011Publication date: August 18, 2011Applicant: NXP B.V.Inventors: Philippe MEUNIER-BEILLARD, Johannes Josephus Theodorus Marinus DONKERS, Hans MERTENS, Tony VANHOUCKE
-
Publication number: 20110186841Abstract: A semiconductor device (10) comprising a bipolar transistor and a field 5 effect transistor within a semiconductor body (1) comprising a projecting mesa (5) within which are at least a portion of a collector region (22c and 22d) and a base region (33c) of the bipolar transistor. The bipolar transistor is provided with an insulating cavity (92b) provided in the collector region (22c and 22d). The insulating cavity (92b) may be provided by providing a layer (33a) in the collector region (22c), creating an access path, for example by selectively etching polysilicon towards monocrystalline, and removing a portion of the layer (33a) to provide the cavity using the access path. The layer (33a) provided in the collector region may be of SiGe:C. By blocking diffusion from the base region the insulating cavity (92b) provides a reduction in the base collector capacitance and can be described as defining the base contact.Type: ApplicationFiled: February 26, 2009Publication date: August 4, 2011Applicant: NXP B.V.Inventors: Philippe Meunier-Bellard, Johannas J. T. M. Donkers, Erwin Hijzen
-
Publication number: 20110180795Abstract: An electro-optic device is disclosed. The electro-optic device includes an insulating layer, a first semiconducting region disposed above the insulating layer and being doped with doping atoms of a first conductivity type, a second semiconducting region disposed above the insulating layer and being doped with doping atoms of a second conductivity type and an electro-optic active region disposed above the insulating layer and between the first semiconducting region and the second semiconducting region.Type: ApplicationFiled: August 8, 2007Publication date: July 28, 2011Inventors: Guo-Qiang Patrick Lo, Kee-soon Darryl Wang, Wei-Yip Loh, Mingbin Yu, Junfeng Song
-
Publication number: 20110133187Abstract: Provided is a manufacturing method of a photo detector. The method includes: forming a first single crystal semiconductor layer and an optical waveguide protruding from the first single crystal semiconductor layer; forming an insulation layer on the first single crystal semiconductor layer to cover the optical waveguide; forming an opening by etching the insulation layer to expose the top surface of the optical waveguide; forming a second single crystal semiconductor layer from the top surface of the exposed optical waveguide, in the opening; and selectively forming a poly semiconductor layer from the top surface of the second single crystal semiconductor layer, the poly semiconductor layer being doped with dopants.Type: ApplicationFiled: April 22, 2010Publication date: June 9, 2011Applicant: Electronics and Telecommunications Research InstituteInventors: Sang Hoon KIM, Gyungock Kim, In Gyoo Kim, Dongwoo Suh, Jiho Joo, Ki Seok Jang
-
Publication number: 20110133188Abstract: One embodiment of the present invention relates to method for the concurrent deposition of multiple different crystalline structures on a semiconductor body utilizing in-situ differential epitaxy. In one embodiment of the present invention a preparation surface is formed, resulting in two distinct crystalline regions, a monocrystalline silicon substrate region and an isolating layer region. A monocrystalline silicon layer and an amorphous silicon layer are concurrently formed directly onto the preparation surface in the monocrystalline silicon substrate region and the isolating layer region, respectively. Deposition comprises the formation of two or more sub-layers. The process parameters can be varied for each individual sub-layer to optimize deposition characteristics.Type: ApplicationFiled: February 14, 2011Publication date: June 9, 2011Applicant: Infineon Technologies AGInventors: Herbert Schäfer, Martin Franosch, Thomas Meister, Josef Böck
-
Patent number: 7955934Abstract: A method for making a nitride read only memory device with buried diffusion spacers is disclosed. An oxide-nitride-oxide (ONO) layer is formed on top of a silicon substrate, and a polysilicon gate is formed over the ONO layer. The polysilicon gate is formed less than a length of the ONO layer. Two buried diffusion spacers are formed beside two sidewalls of the polysilicon gate and over the ONO layer. Two buried diffusion regions are implanted on the silicon substrate next to the two buried diffusion spacers. The two buried diffusion regions are then annealed such that the approximate interfaces of the buried diffusion regions are under the sidewalls of the polysilicon gate. The structure of a nitride read only memory device with buried diffusion spacers is also described.Type: GrantFiled: June 7, 2009Date of Patent: June 7, 2011Assignee: Macronix International Co., Ltd.Inventor: Chien Hung Liu
-
Patent number: 7935955Abstract: An object of the present invention is to provide a Group III nitride semiconductor multilayer structure having a smooth surface and exhibiting excellent crystallinity, which multilayer structure employs a low-cost substrate that can be easily processed. Another object is to provide a Group III nitride semiconductor light-emitting device comprising the multilayer structure. The inventive Group III nitride semiconductor multilayer structure comprises a substrate; an AlxGa1-xN (0?x?1) buffer layer which is provided on the substrate and has a columnar or island-like crystal structure; and an AlxInyGa1-x-yN (0?x?1, 0?y?1, 0?x+y?1) single-crystal layer provided on the buffer layer, wherein the substrate has, on its surface, non-periodically distributed grooves having an average depth of 0.01 to 5 ?m.Type: GrantFiled: January 25, 2005Date of Patent: May 3, 2011Assignee: Showa Denko K.K.Inventor: Yasuhito Urashima
-
Patent number: 7919776Abstract: A high frequency diode comprising: a P type region, an N type region, and an I layer as a high resistivity layer interposed between the P type region and the N type region, wherein the I layer is made of a silicon wafer that has a carbon concentration of 5×1015 to 5×1017 atoms/cm3, interstitial oxygen concentration of 6.5×1017 to 13.5×1017 atoms/cm3, and a resistivity of 100 ?cm or more.Type: GrantFiled: January 30, 2007Date of Patent: April 5, 2011Assignee: Sumco CorporationInventor: Kazunari Kurita
-
Patent number: 7915520Abstract: A photoelectric conversion device comprising: a pin-type photoelectric conversion layer constituted of a p-type semiconductor layer, an i-type semiconductor layer and an n-type semiconductor layer, wherein the p-type semiconductor layer contains silicon atoms and nitrogen atoms, which is possible to improve photoelectric conversion efficiency.Type: GrantFiled: March 24, 2005Date of Patent: March 29, 2011Assignee: Sharp Kabushiki KaishaInventors: Kazuhito Nishimura, Yoshiyuki Nasuno, Hiroshi Yamamoto, Yoshitaka Sugita
-
Patent number: 7915103Abstract: The method for fabricating a flat panel display includes performing a first crystallization process to re-crystallize an amorphous silicon layer on a glass substrate to make the amorphous silicon layer become a polysilicon layer, forming a patterned absorbing layer to cover an active area pattern of a driving TFT and to expose portions of the polysilicon layer, performing a second crystallization process to re-crystallization the exposed portions of the polysilicon layer so that the exposed portions of the polysilicon layer has a different grain structure from the grain structure of the driving TFT, removing the patterned absorbing layer, and removing portions of the polysilicon layer to form an active area of the driving TFT and an active area of a switching TFT area in the exposed portions of the polysilicon layer of each sub-pixel.Type: GrantFiled: May 1, 2009Date of Patent: March 29, 2011Assignee: Chimei Innolux CorporationInventors: Chun-Yen Liu, Chang-Ho Tseng
-
Patent number: 7915611Abstract: In order to form a metal thin film, a silicide film, or the like between an upper-layer unit cell and a lower-layer unit cell in stacked-layer photoelectric conversion devices, a step of forming the thin film is additionally needed. Therefore, a problem such as decline in productivity of the photoelectric conversion devices occurs. A first unit cell including a single crystal semiconductor layer with a thickness of 10 ?m or less as a photoelectric conversion layer and a second unit cell including a non-single-crystal semiconductor layer as a photoelectric conversion layer, which is provided over the first unit cell, are at least included, and conductive clusters are dispersed between the unit cells. The conductive clusters are located between the lower-layer unit cell and the upper-layer unit cell to form an ohmic contact; thus, current flows between the both unit cells.Type: GrantFiled: November 13, 2008Date of Patent: March 29, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai
-
Patent number: 7910923Abstract: A semiconductor device with superior long-term reliability is disclosed that alleviates current concentration into a switch structure arranged at an outermost portion. The semiconductor device comprises hetero semiconductor regions formed of polycrystalline silicon having a band gap width different from that of a drift region and hetero-adjoined with the drift region, a gate insulation film, a gate electrode adjoined to the gate insulation film, a source electrode connected to a source contact portion of the hetero semiconductor regions and an outermost switch structure and a repeating portion switch structure with a drain electrode connected to a substrate region. In a conduction state, the outermost switch structure comprises a mechanism in which the current flowing at the outermost switch structure becomes smaller than the current flowing at the repeating portion switch structure.Type: GrantFiled: December 20, 2007Date of Patent: March 22, 2011Assignee: Nissan Motor Co., Ltd.Inventors: Tetsuya Hayashi, Masakatsu Hoshi, Hideaki Tanaka, Shigeharu Yamagami
-
Patent number: 7906778Abstract: Methods of making nanometer-scale semiconductor structures with controlled size are disclosed. Semiconductor structures that include one or more nanowires are also disclosed. The nanowires can include a passivation layer or have a hollow tube structure.Type: GrantFiled: April 2, 2007Date of Patent: March 15, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Nobuhiko Kobayashi, Wei Wu, Duncan R Stewart, Shashank Sharma, Shih-Yuan Wang, R Stanley Williams
-
Publication number: 20110049517Abstract: A bipolar transistor has a collector having a base layer provided thereon and a shallow trench isolation structure formed therein. A base poly layer is provided on the shallow trench isolation structure. The shallow trench isolation structure defines a step such that a surface of the collector projects from the shallow trench isolation structure adjacent the collector.Type: ApplicationFiled: September 2, 2010Publication date: March 3, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Klaus SCHIMPF, Manfred SCHIEKOFER, Carl David WILLIS, Michael WAITSCHULL, Wolfgang PLOSS
-
Publication number: 20110042672Abstract: A coplanar waveguide includes a high resistance silicon substrate having one primary surface on which an amorphous silicon layer is formed, an insulated layer formed on the amorphous silicon layer, a signal line arranged on the insulated layer and a pair of ground planes arranged on the insulated layer so as to put the signal line between the planes. The coplanar waveguide is not structured as conventionally having a thick insulated layer formed on a single-crystalline silicon substrate, thereby reducing attenuation otherwise caused by leakage of electromagnetic wave in a frequency bandwidth of millimeter wave.Type: ApplicationFiled: August 18, 2010Publication date: February 24, 2011Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Takehiko Makita
-
Patent number: 7893434Abstract: A high frequency diode comprising: a P type region, an N type region, and an I layer as a high resistivity layer interposed between the P type region and the N type region, wherein the I layer is made of a silicon wafer that has a carbon concentration of 5×1015 to 5×1017 atoms/cm3, interstitial oxygen concentration of 6.5×1017 to 13.5×1017 atoms/cm3, and a resistivity of 100 ?cm or more.Type: GrantFiled: December 3, 2008Date of Patent: February 22, 2011Assignee: Sumco CorporationInventor: Kazunari Kurita
-
Patent number: 7879263Abstract: The present disclosure relates to methods and solutions for growing metal charge-transfer salts on a metal surface, such as a metal layer at the bottom of a via hole. The method makes use of a solution comprising a salt additive. The temperature during growth is in the range of ?100° C. to +100° C. The method allows controlled growth of the metal charge transfer salt inside via hole while limiting growth outside the via hole. The method further limits corrosion of the metallic connections at the bottom of the via hole.Type: GrantFiled: July 24, 2007Date of Patent: February 1, 2011Assignee: IMECInventors: Robert Muller, Jan Genoe
-
Publication number: 20110017992Abstract: A thin film transistor includes a first insulating layer covering the gate electrode layer; source and drain regions which at least partly overlaps with the gate electrode layer; a pair of second insulating layers which is provided apart from each other in a channel length direction over the first insulating layer and which at least partly overlaps with the gate electrode layer and the pair of impurity semiconductor layers; a pair of microcrystalline semiconductor layers provided apart from each other on and in contact with the second insulating layers; and an amorphous semiconductor layer covering the first insulating layer, the pair of second insulating layers, and the pair of microcrystalline semiconductor layers and which extends to exist between the pair of microcrystalline semiconductor layers. The first insulating layer is a silicon nitride layer and each of the pair of the second insulating layers is a silicon oxynitride layer.Type: ApplicationFiled: October 6, 2010Publication date: January 27, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yasuhiro JINBO
-
Patent number: 7875884Abstract: A hetero-crystalline device structure and a method of making the same include a first layer and a nanostructure integral to a crystallite in the first layer. The first layer is a non-single crystalline material. The nanostructure is a single crystalline material. The nanostructure is grown on the first layer integral to the crystallite using epitaxial growth.Type: GrantFiled: September 8, 2009Date of Patent: January 25, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Nobuhiko Kobayashi, Shih Yuan Wang
-
Publication number: 20110012110Abstract: A gallium nitride based field effect transistor having good current hysteresis characteristics in which forward gate leakage can be reduced. In a gallium nitride-based field effect transistor (100) having a gate insulation film (108), part or all of a material constituting the gate insulation film (108) is a dielectric material having a relative dielectric constant of 9-22, and a semiconductor crystal layer A (104) in contact with the gate insulation film (108) and a semiconductor crystal layer B (103) in the vicinity of the semiconductor crystal layer A (104) and having a larger electron affinity than the semiconductor crystal layer A (104) constitute a hetero junction. A hafnium oxide such as HfO2, HfAlO, HfAlON or HfSiO is preferably contained, at least partially, in the material constituting the gate insulation film (108).Type: ApplicationFiled: March 16, 2007Publication date: January 20, 2011Applicant: SUMITOMO CHEMICAL COMPANY, LIMITEDInventors: Hiroyuki Sazawa, Mitsuaki Shimizu, Shuichi Yagi, Hajime Okumura
-
Publication number: 20100327280Abstract: Bipolar transistor structures, methods of designing and fabricating bipolar transistors, methods of designing circuits having bipolar transistors. The method of designing the bipolar transistor includes: selecting an initial design of a bipolar transistor; scaling the initial design of the bipolar transistor to generate a scaled design of the bipolar transistor; determining if stress compensation of the scaled design of the bipolar transistor is required based on dimensions of an emitter of the bipolar transistor after the scaling; and if stress compensation of the scaled design of the bipolar transistor is required then adjusting a layout of a trench isolation layout level of the scaled design relative to a layout of an emitter layout level of the scaled design to generate a stress compensated scaled design of the bipolar transistor.Type: ApplicationFiled: June 29, 2009Publication date: December 30, 2010Applicant: International Business Machines CorporationInventors: Alvin Jose Joseph, Ramana Murty Malladi, James Albert Slinkman
-
Strained NMOS transistor featuring deep carbon doped regions and raised donor doped source and drain
Patent number: 7858981Abstract: Some embodiments of the present invention include providing carbon doped regions and raised source/drain regions to provide tensile stress in NMOS transistor channels.Type: GrantFiled: January 12, 2009Date of Patent: December 28, 2010Assignee: Intel CorporationInventors: Michael L. Hattendorf, Jack Hwang, Anand Murthy, Andrew N. Westmeyer -
Patent number: 7851695Abstract: The present invention makes it possible to provide a stacked-type thin-film photoelectric conversion device having high photostability, at a high yield rate and significantly reduced production costs. In a stacked-type photoelectric conversion device having an amorphous silicon-based photoelectric conversion unit and a crystalline silicon-based photoelectric conversion unit stacked thereon or vice versa, an amorphous photoelectric conversion layer included in the amorphous photoelectric conversion unit has a thickness of at least 0.03 ?m and less than 0.17 ?m, a crystalline photoelectric conversion layer included in the crystalline photoelectric conversion unit has a thickness of at least 0.2 ?m and less than 1.0 ?m, and a silicon oxide layer of a first conductivity type included in the amorphous photoelectric conversion unit and a silicon layer of a second conductivity type included in the crystalline photoelectric conversion unit make a junction.Type: GrantFiled: December 19, 2006Date of Patent: December 14, 2010Assignee: Kaneka CorporationInventors: Toru Sawada, Yuko Tawada, Takashi Suezaki, Kenji Yamamoto
-
Patent number: 7842537Abstract: A stressed semiconductor using carbon is provided. At least one carbon layer containing diamond is formed either below a semiconductor layer or above a semiconductor device. The carbon layer induces stress in the semiconductor layer, thereby increasing carrier mobility in the device channel region. The carbon layer may be selectively formed or patterned to localize the induced stress.Type: GrantFiled: February 14, 2005Date of Patent: November 30, 2010Assignee: Intel CorporationInventors: Kramadhati V. Ravi, Brian S. Doyle
-
Publication number: 20100289022Abstract: The invention relates to a method of manufacturing a semiconductor device (10) with a substrate (11) and a semiconductor body (12) which is provided with at least one bipolar transistor having an emitter region (1), a base region (2) and a collector region (3), wherein in the semiconductor body (12) a first semiconductor region (13) is formed that forms one (3) of the collector and emitter regions (1,3) and on the surface of the semiconductor body (12) a stack of layers is formed comprising a first insulating layer (4), a polycrystalline semiconductor layer (5) and a second insulating layer (6) in which stack an opening (7) is formed, after which by non-selective epitaxial growth a further semiconductor layer (22) is deposited of which a monocrystalline horizontal part on the bottom of the opening (7) forms the base region (2) and of which a polycrystalline vertical part (2A) on a side face of the opening (7) is connected to the polycrystalline semiconductor layer (5), after which spacers (S) are formed paralType: ApplicationFiled: October 29, 2006Publication date: November 18, 2010Applicant: NXP B.V.Inventors: Joost Melai, Erwin Hijzen, Philippe Meunier-Beillard, Johannes J.T.M. Donkers
-
Patent number: 7781774Abstract: A thin film transistor array panel and a method of manufacturing the same include: a substrate; a data line formed on the substrate; a gate line intersecting the data line and including a gate electrode; a source electrode connected to the data line; a drain electrode opposite the source electrode; an organic semiconductor partly in contact with the source electrode and the drain electrode; a gate insulating member positioned between the gate electrode and the organic semiconductor; and an insulating bank having an opening where the organic semiconductor and the gate insulating member are positioned and is formed in a cross shape in which a horizontal part and a vertical part intersect.Type: GrantFiled: November 13, 2006Date of Patent: August 24, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Hwan Cho, Young-Min Kim, Keun-Kyu Song
-
Patent number: 7777233Abstract: An optoelectronic device including two spaced apart electrodes; and at least one layer containing ternary core/shell nanocrystals disposed between the spaced electrodes and having ternary semiconductor cores containing a gradient in alloy composition and wherein the ternary core/shell nanocrystals exhibit single molecule non-blinking behavior characterized by on times greater than one minute or radiative lifetimes less than 10 ns.Type: GrantFiled: October 30, 2007Date of Patent: August 17, 2010Assignee: Eastman Kodak CompanyInventors: Keith B. Kahen, Xiaofan Ren
-
Patent number: 7772486Abstract: The present invention provides a photovoltaic device capable of keeping reduction of the yield in modularization in check. This photovoltaic device comprises a transparent conductive film, and a collector which is formed on the surface of the transparent conductive film so as to be in partial contact with a semiconductor layer.Type: GrantFiled: December 3, 2004Date of Patent: August 10, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Takeshi Nakashima, Eiji Maruyama
-
Publication number: 20100187529Abstract: A crystalline film includes a first crystalline region having a first film thickness and a first crystalline grain structure; and a second crystalline region having a second film thickness and a second crystalline grain structure. The first film thickness is greater than the second film thickness and the first and second film thicknesses are selected to provide a crystalline region having the degree and orientation of crystallization that is desired for a device component.Type: ApplicationFiled: April 5, 2010Publication date: July 29, 2010Applicant: Columbia UniversityInventor: James Im
-
Publication number: 20100171118Abstract: Junction field-effect transistors (JFETs) having insulator-isolated source/drain regions and fabrication methods therefor are disclosed here. In SOI JFETs and bulk silicon JFETs having junction isolated source and drain regions from the body region, the junction leakage current is one of the leakage components of the off-state leakage current and consequently limits the on-off switching performance. In particular, for short-channel devices (for example, sub-100 nm and/or sub-65 nm devices), the leakage currents are especially pronounced. The techniques herein introduced include JFET with an insulating spacer such that the source and drain regions are insulator isolated from the body region. In one embodiment, the source and drain regions of the transistor are insulator isolated by silicon dioxide thus reducing the source-drain to body junction leakage current and improved on-off performance.Type: ApplicationFiled: January 8, 2009Publication date: July 8, 2010Inventors: Samar Kanti Saha, Ashok K. Kapoor
-
Patent number: 7745935Abstract: The present invention relates to a method for obtaining enlarged Cu grains in small trenches. More specifically it related to a method for creating enlarged copper grains or inducing super secondary grain growth in electrochemically deposited copper in narrow trenches and/or vias to be used in semiconductor devices.Type: GrantFiled: October 16, 2008Date of Patent: June 29, 2010Assignee: IMECInventors: Gerald Beyer, Sywert H. Brongersma
-
Publication number: 20100148174Abstract: Affords GaN epitaxial wafers designed to improve production yields, as well as semiconductor devices utilizing such GaN epitaxial wafers, and methods of manufacturing such GaN epitaxial wafers and semiconductor devices. A GaN epitaxial wafer manufacturing method involving the present invention includes a first GaN layer formation step of epitaxially growing a first GaN layer onto a substrate, a pit formation step, following the first GaN layer formation step, of forming pits in the front side of the substrate, and a second GaN layer formation step, following the pit-formation step, of epitaxially growing a second GaN layer onto the first GaN layer, and therefore controls cracking to a minimum and improves production yields.Type: ApplicationFiled: September 19, 2008Publication date: June 17, 2010Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Seiji Nakahata, Kensaku Motoki
-
Publication number: 20100140619Abstract: The present invention is related to a photovoltaic device, the device comprising a first layer of a first semiconductor material of a first conductivity type, a second layer of a second semiconductor material of the opposite conductivity type of the first layer, and a third layer of a third porous semiconductor material situated between the first layer and the second layer. The present invention also provides a method for producing the photovoltaic device.Type: ApplicationFiled: January 12, 2010Publication date: June 10, 2010Applicants: IMEC, FernUniversitat HagenInventors: Renat Bilyalov, Alexander Ulyashin, Jef Poortmans, Wolfgang Fahrner
-
Publication number: 20100117048Abstract: A memory device includes a driver comprising a pn-junction in the form of a multilayer stack including a first doped semiconductor region having a first conductivity type, and a second doped semiconductor region having a second conductivity type opposite the first conductivity type, the first and second doped semiconductors defining a pn-junction therebetween, in which the first doped semiconductor region is formed in a single-crystalline semiconductor, and the second doped semiconductor region includes a polycrystalline semiconductor. Also, a method for making a memory device includes forming a first doped semiconductor region of a first conductivity type in a single-crystal semiconductor, such as on a semiconductor wafer; and forming a second doped polycrystalline semiconductor region of a second conductivity type opposite the first conductivity type, defining a pn-junction between the first and second regions.Type: ApplicationFiled: November 7, 2008Publication date: May 13, 2010Applicant: Macronix International Co., Ltd.Inventors: Hsiang-Lan Lung, Erh-Kun Lai, Yen-Hao Shih, Yi-Chou Chen, Shih-Hung Chen
-
Patent number: 7709305Abstract: The invention relates to a method for producing a semiconductor structure comprising a superficial layer, at least one embedded layer, and a support, which method comprises: a step of forming, on a first support, patterns in a first material, a step of forming a semiconductor layer, between and on said patterns, a step of assembling said semiconductor layer with a second support.Type: GrantFiled: February 12, 2007Date of Patent: May 4, 2010Assignee: Tracit TechnologiesInventors: Bernard Aspar, Chrystelle Lagahe-Blanchard