With Bipolar Transistor Structure Patents (Class 257/526)
-
Publication number: 20020153575Abstract: A semiconductor device may include an element isolation region 14, an npn-type bipolar transistor 200, and a p-type field effect transistor 100, which are formed on a SOI substrate. The bi-polar transistor 200 and the field effect transistor 100 are formed in the same element forming region 16. An n-type body region 52a is electrically connected to an n-type collector region 230. A p-type source region 210 is electrically connected to the n-type collector region 230. A p-type drain region 130 is electrically connected to a p-type base region 220.Type: ApplicationFiled: January 18, 2002Publication date: October 24, 2002Inventor: Akihiko Ebina
-
Publication number: 20020132439Abstract: The present invention relates to a collector pin and a trench in an integrated circuit intended for high speed communication, and to a manufacturing method for these items. The collector pin is achieved by creating an area which is implantation damaged or made amorphous and at least partially doped (139) by means of ion implantation from an upper silicon surface comprised in a semiconductor structure (144) down to a depth lower than the depth of the surrounding field oxide (120), and that the semiconductor structure (144) is then heat treated.Type: ApplicationFiled: December 31, 1998Publication date: September 19, 2002Inventors: HANS ERIK NORSTROM, SAM-HYO HONG, BO ANDERS LINDGREN, TORBJORN LARSSON
-
Patent number: 6426667Abstract: The present invention relates to an integrated circuit bidirectional switch formed from bipolar transistor devices, in which the saturation voltage is sought to be reduced. More specifically, an integrated NPN bipolar transistor is formed with oxide insulation, and the normal direction of current flow is from the emitter to collector, and an integrated PNP bipolar transistor is formed with oxide insulation, and the normal direction of current flow is from the collector to emitter.Type: GrantFiled: December 6, 1999Date of Patent: July 30, 2002Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Richard Goldman, David Miles
-
Patent number: 6420771Abstract: A bipolar transistor is vertically isolated from underlying silicon by an isolation layer of conductivity type opposite that of the collector. This isolation layer lies beneath the heavily doped buried layer portion of the collector, and is formed either by ion implantation prior to epitaxial growth of well regions, or by high energy ion implantation into the substrate prior to formation of the well and the heavily doped buried collector layer. Utilization of trench lateral isolation extending into the semiconductor material beyond the isolation layer permits blanket implant of the isolation layer, obviating the need for an additional masking step.Type: GrantFiled: February 5, 2001Date of Patent: July 16, 2002Assignee: National Semiconductor CorporationInventor: Haydn James Gregory
-
Patent number: 6384433Abstract: A voltage variable resistor formed on heterojunction bipolar transistor epitaxial material includes a current channel made on emitter material. Emitter mesas separated by a recess provide the contacts for the voltage variable resistor. Each mesa is topped with emitter metal forming the resistor contacts. The emitter mesas are layered on top of the current channel that is layered atop of a base layer. The voltage variable resistor's control contact is provided by a base contact located on the base layer and separated from the current channel.Type: GrantFiled: March 23, 2000Date of Patent: May 7, 2002Assignee: RF Micro Devices, Inc.Inventors: Curtis A. Barratt, Arthur E. Geissberger, Larry W. Kapitan, Michael T. Fresina, Ramond Jeffrey Vass
-
Patent number: 6376880Abstract: A lateral bipolar transistor includes a semiconductor layer overlying an electrically insulating material and an insulating layer overlying a central portion of the semiconductor layer. A contact hole resides in the insulating layer and a conductive material overlies the insulating layer and makes electrical contact with the semiconductor layer through the contact hole, thereby forming a base contact. The semiconductor layer has a first conductivity type in a central region which substantially underlies the conductive material, and has a second conductivity type in regions adjacent the central region. The first region forms a base region and the adjacent regions form a collector region and an emitter region, respectively. A method of forming a lateral bipolar transistor device is also disclosed. The method includes forming a semiconductor layer over an insulating material and forming an insulating layer over the semiconductor material.Type: GrantFiled: September 27, 1999Date of Patent: April 23, 2002Assignee: Advanced Micro Devices, Inc.Inventor: John C. Holst
-
Publication number: 20020005525Abstract: A semiconductor device comprising a bipolar transistor having an emitter layer consisting of a semiconductor containing indium, and a protective insulating film containing silicon and oxygen which is formed on the surface of the guard ring of the emitter layer, wherein the protective insulating film has a density of oxygen of less than 7×1022 cm−3. This semiconductor device prevents performance deterioration and ensures high performance in a power amplifier.Type: ApplicationFiled: May 24, 2001Publication date: January 17, 2002Applicant: Hitachi, Ltd.Inventors: Hiroyuki Takazawa, Tohru Oka, Isao Ohbu, Yoshinori Imamura
-
Patent number: 6323538Abstract: An n-type first single crystal silicon layer is provided as collector region over a silicon substrate with a first insulating film interposed therebetween. A p-type first polysilicon layer is provided as an extension of a base region over the first single crystal silicon layer with a second insulating film interposed therebetween. A p-type second single crystal silicon layer is provided as intrinsic base region on a side of the first single crystal silicon layer, second insulating film and first polysilicon layer. An n-type third single crystal silicon layer is provided as emitter region on a side of the second single crystal silicon layer. And an n-type third polysilicon layer is provided on the first insulating film as extension of an emitter region and is connected to a side of the third single crystal silicon layer.Type: GrantFiled: January 11, 2000Date of Patent: November 27, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Fukuda, Daisuke Ueda, Kaoru Inoue, Katsunori Nishii, Toshinobu Matsuno
-
Patent number: 6278168Abstract: A thermo-optic semiconductor device has one semiconductor region providing an optical waveguide and an adjacent semiconductor region providing a resistive heater between two doped regions, current may be passed through the resistive heater within the adjacent semiconductor region to heat it and thereby vary the optical characteristics of the waveguide.Type: GrantFiled: July 7, 1999Date of Patent: August 21, 2001Assignee: Bookham Technology PLCInventor: Ian Edward Day
-
Patent number: 6262456Abstract: An ultra-large-scale integrated (ULSI) circuit includes MOSFETs which have different threshold voltages and yet have the same channel characteristics. The MOSFETs include gate structures with a polysilicon material. The polysilicon material is implanted with lower concentrations of germanium where lower threshold voltage MOSFETs are required. Over a range of 0-60% concentration of germanium, the threshold voltage can be varied by roughly 240 mV.Type: GrantFiled: November 6, 1998Date of Patent: July 17, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Ming-Ren Lin
-
Patent number: 6255713Abstract: A current source formed in a p-type substrate is disclose. First, a deep n-well is formed within the p-type substrate and a buried n+ layer is formed within the deep n-well. Next, a p-well is formed within the deep n-well and atop the buried n+ layer. The p-well and deep n-well are then surrounded by an isolation structure that extends from the surface of the substrate to below the level of the p-well. A n+ reference structure is formed within the p-well and a gate is formed above the p-well, the gate separated from the substrate by a thin oxide layer, the gate extending over at least a portion of the n+ reference structure. Finally, a n+ output structure is formed within the p-well. An input reference current is provided to the n+ reference structure and an output current is provided by the n+ output structure.Type: GrantFiled: July 27, 1999Date of Patent: July 3, 2001Assignee: Taiwan Semiconductor Manufacturing CorporationInventor: Min-hwa Chi
-
Patent number: 6198117Abstract: A transistor formed in a master slice manner is disclosed for use in radio frequency range, the transistor includes a main transistor cell operating as a smallest transistor in scale among a product group of transistors, and sub-transistor cells are arranged at symmetrical positions with the main transistor cell as the center. The sub-transistor cells are connected in common or not to the main transistor in a master slice manner in accordance with the required characteristics.Type: GrantFiled: February 26, 1997Date of Patent: March 6, 2001Assignee: NEC CorporationInventor: Hiroshi Kohno
-
Patent number: 6127716Abstract: On an n-type semiconductor substrate 41 doped in high density, a p-type semiconductor layer 2, an n-type semiconductor layer 4 doped in high density, which is a collector, a p-type semiconductor layer 6 doped in high density, which is a base, and the n-type semiconductor layer 7, which is an emitter, are sequentially stacked. To the collector layer, a collector electrode 12 is electrically connected, and to the base layer, a base electrode 11 is electrically connected, and to the emitter layer, an emitter electrode 9 is electrically connected, and thus a bipolar transistor is structured. On the bipolar transistor, an insulated isolation area 55 is formed with an opening therein, whose depth reaches the surface of the substrate, and a substrate electrode 48 is formed thereon. On the bipolar transistor and the insulated isolation area 55, an inter-layer dielectric layer 54 is formed having contact holes formed to upper parts of the emitter electrode 49 and to the substrate electrode 48.Type: GrantFiled: October 8, 1999Date of Patent: October 3, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Kouhei Morizuka, Masayuki Sugiura
-
Patent number: 6104078Abstract: A semiconductor device including a semiconductor substrate having a main surface. An insulating film is formed on the main surface of the semiconductor substrate. A semiconductor layer is placed on the insulating film. Side insulating regions extending from a surface of the semiconductor layer to the insulating film divide the semiconductor layer into element regions. The element regions are isolated from each other by the side insulating regions and the insulating film. The semiconductor substrate has a resistivity of 1.5 .OMEGA.cm or lower. A voltage at the semiconductor substrate is set to a given voltage.Type: GrantFiled: September 30, 1997Date of Patent: August 15, 2000Assignee: DENSO CorporationInventors: Makio Iida, Mitsuhiro Saitou, Akitaka Murata, Hiroyuki Ban, Tadashi Suzuki, Toshio Sakakibara, Takayuki Sugisaka, Shoji Miura
-
Patent number: 6064106Abstract: In an NPN transistor of this invention having a trench isolation structure, for example, an N.sup.+ -type buried layer and an N.sup.- -type epitaxial layer are stacked on an element forming region of a P.sup.+ -type substrate, and a trench having polysilicon filled therein is formed in a portion adjacent to the element forming region. Further, a field oxide film is formed to extend from the trench having polysilicon filled therein over to the adjacent element isolation region without extending into the element forming region. Thus, a distance from the front end portion of the field oxide film on the element forming region side to the trench is reduced to reduce the element area. Therefore, the parasitic capacitance can be reduced and the power consumption of a circuit can be reduced.Type: GrantFiled: November 17, 1997Date of Patent: May 16, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Norihiko Shishido, Sanae Yoshino
-
Patent number: 6043555Abstract: In a bipolar silicon-on-insulator transistor having a substrate having a major surface, an oxide layer on the major surface, a silicon layer of a first conductivity type on the oxide layer, a base region of a second conductivity type extending into the silicon layer, an emitter region of the first conductivity type extending into the base region, and a collector region of the first conductivity type extending into the silicon layer at a lateral distance from the base region, a plug region of the second conductivity type extends into the silicon layer up to the oxide layer on the opposite side of said emitter region relative to the collector region, a portion of the plug region extends laterally along the surface of the oxide layer under at least part of the emitter region towards the collector region at a distance from the base region, and the plug region is electrically connected to the base region.Type: GrantFiled: October 10, 1997Date of Patent: March 28, 2000Assignee: Telefonaktiebolget LM EricssonInventors: Andrej Litwin, Torkel Arnborg
-
Patent number: 6011297Abstract: A semiconductor device having the base region surrounded by at least two continuous slots. The collector region is surrounded by at least one continuous slot formed as a continuation of one of the at least two continuous slots surrounding the base region. The portions of the slots that are over the buried layer extends beyond the surface of the buried layer and the portions of the slots not over the buried layer extends beyond the interface between the epitaxial layer and the substrate. The slots are filled with either polysilicon or tungsten. The base region terminates on the surface of the innermost slot surrounding the base region. The boundary of the base region terminates substantially perpendicular to the surface of the surrounding slot.Type: GrantFiled: July 18, 1997Date of Patent: January 4, 2000Assignee: Advanced Micro Devices,Inc.Inventor: D. Michael Rynne
-
Patent number: 5965930Abstract: A high frequency bipolar transistor (30, 60) having reduced capacitance and inductance is formed over a substrate (61). The substrate (61) is heavily doped to form a low resistance current path. A lightly doped epitaxial layer (62) isolates the substrate (61) from layers which form the transistor. The epitaxial layer (62) is the same conductivity type as the substrate (61). A topside substrate contact (73) couples an emitter of the transistor (60) to the substrate (61). The backside of the substrate (61) is metalized and conductively attached to a leaded flag of a leadframe (51) thereby eliminating wirebond inductance in the emitter of the transistor.Type: GrantFiled: November 4, 1997Date of Patent: October 12, 1999Assignee: Motorola, Inc.Inventors: Kurt K. Sakamoto, Peter J. Zdebel, Michael G. Lincoln
-
Patent number: 5949125Abstract: Narrow and wide, planar field isolation region (72, 74, 152, 172, 182) is formed by forming trenches (52, 54) within a substrate (10). For wide, planar field isolation regions (72, 152, 172, 182), the trenches (52) define at least one mesa (76, 150, 170, 180) within the field isolation region (72, 152, 172, 182). The trenches (52, 54) are filled with a material (62) that is polished or etched to form the planar field isolation region (72, 74, 152, 172, 182) where the wide, planar field isolation regions (72, 152, 172, 182) include the mesa(s) (76, 150, 170, 180). Etching can be used or by polishing with minimal, if any, dishing occurs because the widths of the trenches (52, 54) are kept relatively narrow (usually no more than five microns wide). Mesas (180) within a wide, planar field isolation region (182) can form linguistic characters to better identify the part number or mask set of the device.Type: GrantFiled: April 10, 1997Date of Patent: September 7, 1999Assignee: Motorola, Inc.Inventor: George R. Meyer
-
Patent number: 5834800Abstract: A heterojunction bipolar transistor in an integrated circuit has intrinsic and extrinsic base portions. The intrinsic base portion substantially comprises epitaxial silicon-germanium alloy. The extrinsic base portion substantially comprises polycrystalline material, and contains a distribution of ion-implanted impurities. An emitter overlies the intrinsic base portion, and a spacer at least partially overlies the emitter. The spacer overhangs the extrinsic base portion by at least a distance characteristic of lateral straggle of the ion-implanted impurities.Type: GrantFiled: March 4, 1996Date of Patent: November 10, 1998Assignee: Lucent Technologies Inc.Inventors: Bahram Jalali-Farahani, Clifford Alan King
-
Patent number: 5798562Abstract: The invention relates to a semiconductor device with a substrate, with at least one isolation layer with at least one window, with a passivation layer scheme lying on the isolation layer and a metallization lying on the passivation layer scheme, the latter comprising at least two dielectric layers of which the first dielectric layer covers the isolation layer with its edges as well as the substrate in an outer edge zone of the window, and of which the second dielectric layer covers the first dielectric layer also over the edge of the isolation layer and in a portion of the outer region of the window.Type: GrantFiled: October 28, 1996Date of Patent: August 25, 1998Assignee: U.S. Philips CorporationInventors: Johannes Rabovsky, Bernd Sievers
-
Patent number: 5714793Abstract: A method is described for fabricating a complementary, vertical bipolar sconducting structure. An N+ silicon island and a P+ silicon island separated by a first oxide layer are formed on a sapphire substrate. An NPN junction device is formed on the N+ silicon island by epitaxially growing an N-type silicon layer on the N+ silicon island. Then, a P region is created in the N-type silicon layer. An N+ region created in the P region completes the NPN junction device. Similarly, a PNP junction device is formed by epitaxially growing a P-type silicon layer on the P+ silicon island. Then, an N region is created in the P-type silicon layer. A P+ region created in the N region completes the PNP junction device.Type: GrantFiled: August 21, 1996Date of Patent: February 3, 1998Assignee: The United States of America as represented by the Secretary of the NavyInventors: Eric N. Cartagena, Howard W. Walker
-
Patent number: 5703384Abstract: In IGBTs or, respectively, MOSFETs a parasitic junction-FET effect can be nearly avoided on the basis of an insulation layer introduced between the two base zones and into which an electrode is additionally embedded. The on-resistance is lowered as a result thereof. In an advantageous development, a potential activation of the parasitic bipolar structure (latch-up) can also be prevented.Type: GrantFiled: May 14, 1996Date of Patent: December 30, 1997Assignee: Siemens AktiengesellschaftInventor: Heinrich Brunner
-
Patent number: 5679972Abstract: A semiconductor BiCMOS device and method of manufacturing suitable for attaining high packing density and thereby speeding up a switching operation, wherein the device is formed to have one of a source region or a drain region of an MOS transistor be immediately adjacent a base region of a bipolar transistor so as to be electrically connected. In this manner, an electrical terminal is eliminated, thereby permitting a higher packing density.Type: GrantFiled: July 27, 1995Date of Patent: October 21, 1997Assignee: LG Semicon Co., Ltd.Inventor: Sung Sik Kim
-
Patent number: 5644157Abstract: A semiconductor device which can compatibly achieve the improvement of the withstand voltage and the integration degree. A PN junction between a buried collector region 3 and a collector withstand voltage region 4 is subjected to reverse bias, and a depletion layer in the PN junction reaches a side dielectric isolation region 9a which dielectrically isolates the side of the collector withstand voltage region 4. A circumferential semiconductor region 14 which is in adjacency to the collector withstand voltage with the side dielectric isolation region 9a therebetween has an electric potential that is approximate to that at a base region 5 rather than that at the buried collector region 3. As a result, the depletion layer is subjected to the effect of low electric potential from both the base region 5 and the circumferential semiconductor region 14.Type: GrantFiled: May 22, 1996Date of Patent: July 1, 1997Assignee: Nippondenso Co., Ltd.Inventors: Makio Iida, Shoji Miura, Takayuki Sugisaka, Toshio Sakakibara, Osamu Ishihara
-
Patent number: 5629556Abstract: A bipolar transistor (100) and a method for forming the same. A base-link diffusion source layer (118) is formed over a portion of the collector region (102). The base-link diffusion source layer (118) comprises a material that is capable of being used as a dopant source and is capable of being etched selectively with respect to silicon. A base electrode (114) is formed over at least one end portion of the base-link diffusion source layer (118) and the exposed portions of the base-link diffusion source layer (118) are removed. An extrinsic base region (110) is diffused from the base electrode (114) and a base link-up region (112) is diffused from the base-link diffusion source layer (118). Processing may then continue to form an intrinsic base region (108), emitter region (126), and emitter electrode (124).Type: GrantFiled: June 7, 1995Date of Patent: May 13, 1997Assignee: Texas Instruments IncorporatedInventor: F. Scott Johnson
-
Patent number: 5627401Abstract: A back gate bias voltage is applied to the underside of a lateral bipolar transistor to desensitize a portion of the collector-base depletion region to changes in the collector-base voltage. Emitter-collector current flows through an active base region bypassing the portion of the collector-base depletion region that remains sensitive to the collector bias. This allows for a control over the charge in the active base region by the back gate bias, generally independent of the collector-base bias. The transistor is preferably implemented in a silicon-on-insulator-on-silicon (SOIS) configuration, with the back gate bias applied to a doped silicon substrate. The base doping concentration and the thickness of the underlying insulator are preferably selected to produce an inversion layer in the base region adjacent the insulating layer, thereby reducing the collector access resistance.Type: GrantFiled: November 15, 1995Date of Patent: May 6, 1997Inventor: Kevin J. Yallup
-
Patent number: 5621239Abstract: In a semiconductor device, first and second substrates are supported with respective first major surfaces in opposing, parallel and spaced relationship. A conductor layer of low resistivity material is provided on a selected one of the opposing and spaced major surfaces, in intimate contact and spaced from the opposed major surface of the other substrate. An active device is formed in the first substrate with a region electrically connected to the conductor layer. A contact region is exposed at the second major surface of the first substrate and extends through the first substrate and into electrical contact with the conductor layer.Type: GrantFiled: June 7, 1995Date of Patent: April 15, 1997Assignee: Fujitsu LimitedInventors: Hiroshi Horie, Atsushi Fukuroda, Yoshihiro Arimoto
-
Patent number: 5610411Abstract: A semiconductor device is manufactured by forming an epitaxial layer (22) insulated from a silicon substrate (2), and forming a device in the epitaxial layer (22). On the semiconductor substrate (2), a silicon dioxide layer (4) is formed (FIG. 2A). Then the silicon dioxide layer (4) is provided with openings (14) (FIG. 2D). Silicon carbide is grown until it protrudes from the openings (14) to thereby form a silicon carbide seed crystal layer (16) (FIG. 2E). Next, oxidation is carried out, allowing a field oxide layer (20) to be connected at the portion under the openings (14) and the silicon carbide seed crystal layer (16) to be insulated from the silicon substrate (2). Thereafter, epitaxial growth is effected from the silicon carbide seed crystal layer (16). The growth is stopped before silicon grown layers (22) connect to one another, thus obtaining epitaxially grown layers (22) having regions which are separate from one another.Type: GrantFiled: December 10, 1991Date of Patent: March 11, 1997Assignee: Rohm Co., Ltd.Inventor: Hidemi Takasu
-
Patent number: 5604374Abstract: A semiconductor device comprises a semiconductor substrate having a main surface, a first semiconductor region of a first conductive type, formed on the main surface of the semiconductor substrate, a surrounding of the first semiconductor region is buried with a first insulation film, a second semiconductor region of a second conductive type, formed on the first insulation film and the first semiconductor region, a second insulation film, formed on the second semiconductor region, an end portion of the second insulation film is positioned above the first insulation film, and having an opening at a central portion thereof to be positioned above the first semiconductor region, and a third semiconductor region of a first conductivity type formed on a surface of the second semiconductor region exposed through the opening of the second insulation film.Type: GrantFiled: March 7, 1995Date of Patent: February 18, 1997Assignee: Kabushiki Kaisha ToshibaInventors: Kazumi Inou, Yasuhiro Katsumata
-
Patent number: 5592015Abstract: A semiconductor device is provided which makes a high withstand voltage bipolar transistor small and prevents deterioration in a switching speed of the transistor. A silicon oxide layer is formed on a silicon substrate, and a semiconductor island of one conductivity type which is isolated laterally by an isolation trench is formed on the silicon oxide layer. A silicon oxide film is formed on an outer periphery portion of the semiconductor island to bury the trench. In the semiconductor island, a bipolar transistor, namely a base region of the other conductivity type, is formed, and in the base region an emitter region of one conductivity type is formed and a collector region of one conductivity type is further formed. In the semiconductor island a diffusion region of the other conductivity type for extracting excessive carriers to which a constant electric potential is applied is further formed.Type: GrantFiled: October 26, 1995Date of Patent: January 7, 1997Assignee: Nippondenso Co., Ltd.Inventors: Makio Iida, Tadashi Shibata, Takayuki Sugisaka, Shoji Miura, Toshio Sakakibara
-
Patent number: 5569613Abstract: A structural configuration and fabrication process of a bipolar junction transistor (BJT) semiconductor device having improved current gain. The fabrication process provides a P-type heavily-doped region underneath a P-type lightly-doped base region. The P-type heavily-doped region underneath the P-type lightly-doped base region prevents electron carriers from escaping from beneath the base region of the transistor, helping the collection in a collector of electron carriers emitted by an emitter of the BJT.Type: GrantFiled: February 1, 1995Date of Patent: October 29, 1996Assignee: United Microelectronics Corp.Inventor: Sheng-Hsing Yang
-
Patent number: 5552626Abstract: A semiconductor device with bipolar transistors formed in respective island regions in which collector regions of the bipolar transistors do not need to be pulled up to the top of the corresponding island regions and do not need to be contacted with a collector electrode on the top of the corresponding island regions. First and second semiconductor island regions are formed to be buried in a second insulator formed on a first insulator. First and second bipolar transistors are provided in the first and second island regions, respectively. An interconnection conductor for electrically interconnecting collector regions of the first and second transistors is formed in the second insulator and in contact with the collector regions of the first and second transistors. A common collector electrode formed on a third insulator covering the first and second island regions is electrically connected with the collector regions of the first and second transistors through the interconnection conductor, respectively.Type: GrantFiled: October 28, 1994Date of Patent: September 3, 1996Assignee: NEC CorporationInventor: Takenori Morikawa
-
Patent number: 5488002Abstract: Manufacturing a double polysilicon layer self-aligned type bipolar transistor. A polysilicon layer for emitter impurity diffusion is formed prior to the formation of a polysilicon layer for leading out a base. A first polysilicon layer containing impurities for base impurity diffusion is deposited over the entire surface of a semiconductor structure. After the first polysilicon layer is patterned into a predetermined shape, an intrinsic base layer is formed by thermally diffusing impurities from a base impurity diffusion source. Subsequently, a second polysilicon layer containing emitter impurities is formed over the base impurity diffusion source, and then patterning is performed such that the first and second polysilicon layers remain in a region narrower than the base impurity diffusion source. Thereafter, an emitter layer is formed by thermal diffusion.Type: GrantFiled: September 8, 1994Date of Patent: January 30, 1996Assignee: Kabushiki Kaisha ToshibaInventors: Koji Kimura, Shin-ichi Taka
-
Patent number: 5485025Abstract: A collector-up bipolar transistor having an undercut region (522) beneath extrinsic regions of a base layer (510) and an emitter layer (508). The extrinsic emitter region is depleted of charge carriers and provides passivation for the extrinsic portion of the base layer (508). Contact to the emitter layer may be made by forming contacts on the top surface of the substrate (500) or in a recess in the backside of the substrate.Type: GrantFiled: December 2, 1994Date of Patent: January 16, 1996Assignee: Texas Instruments IncorporatedInventors: Hin F. Chau, Hua Q. Tserng
-
Patent number: 5478760Abstract: A process for fabricating a bipolar junction transistor by forming a trench in a silicon substrate. A lightly-doped base region is formed adjacent to the sidewalls of the trench, and a heavily-doped base region is formed under the bottom of the trench. Silicon oxide layers are formed along the sidewalls and bottom of the trench with a contact window provided to expose part of the lightly-doped base region. A polysilicon layer is formed in the trench, and is heavily doped by a dopant which in turn diffuses into the lightly-doped base region through the contact window to form an emitter region. A collector region is formed in the upper surface of the lightly-doped base region.Type: GrantFiled: March 27, 1995Date of Patent: December 26, 1995Assignee: United Microelectronics Corp.Inventor: Sheng-Hsing Yang
-
Patent number: 5461253Abstract: A semiconductor circuit structure including a semiconductor substrate portion and at least one region provided on one main surface thereof insulatedly isolated from other regions provided on the same surface, by burying means made of an oxide film, the burying means including a bottom flat portion and at least one side wall portion provided at least in the vicinity of an edge portion of and integrally formed with the bottom flat portion, thereby a semiconductor circuit structure provided with a plurality of insulatedly isolated regions on a main surface thereof and having a high withstand voltage can be obtained in a short production process.Type: GrantFiled: July 7, 1994Date of Patent: October 24, 1995Assignee: Nippon Steel Inc.Inventors: Kazuhiro Tsuruta, Seizi Huzino, Mitutaka Katada, Tadashi Hattori, Masami Yamaoka
-
Patent number: 5434446Abstract: A parasitic capacitance cancellation circuit for a direct bonded silicon-on-insulator integrated circuit includes one or more transistors fabricated silicon-on-insulator; a silicon substrate region outside the transistor(s) having a parasitic capacitance to be cancelled; a bootstrap terminal connected to the region outside the transistor(s); and a unity gain buffer responsive to the output of the transistor(s) and having its output connected to the bootstrap terminals for providing a voltage to the region outside the transistor(s) which follows the voltage developed on the parasitic capacitance and nullifies the parasitic capacitance.Type: GrantFiled: August 8, 1994Date of Patent: July 18, 1995Assignee: Analog Devices, Inc.Inventors: Edward B. Hilton, Robert A. Duris, Douglas W. Babcock
-
Patent number: 5424575Abstract: A semiconductor device has an electrically insulating substrate and a semiconductor layer formed on the insulating substrate. A plurality of semiconductor regions are defined so as to be joined to each other to form at least two homojunctions in the semiconductor layer. A lead conductor for one of the semiconductor regions which is required to have a small thickness has a specific structure such that the lead conductor is in contact with the one semiconductor region at the main surface of the semiconductor layer for electrical connection therebetween and extends over that portion of the semiconductor layer which contributes to definition of at least one of the semiconductor regions other than the first-mentioned one semiconductor region.Type: GrantFiled: June 1, 1992Date of Patent: June 13, 1995Assignee: Hitachi, Ltd.Inventors: Katsuyoshi Washio, Tohru Nakamura, Takahiro Onai, Masatada Horiuchi, Takashi Uchino
-
Patent number: 5401999Abstract: Generally, and in one form of the invention, a semi-insulating semiconductor substrate 10 is provided having a first surface. An HBT subcollector region 12 of a first conductivity type is implanted in the substrate 10 at the first surface. A PIN diode region 14 of the first conductivity type is then implanted in the substrate 10 at the first surface and spaced from the HBT subcollector region 12. Next, an i-layer 16 is grown over the first surface. Next, an HBT base/PIN diode layer 22 of a second conductivity type is selectively grown on the i-layer 16 over the HBT subcollector region 12 and the PIN diode region 14. Then, an HBT emitter layer 24/26/28 of the first conductivity type is selectively grown over the HBT base/PIN diode layer 22, the HBT emitter layer 24/26/28 having a wider energy bandgap than the HBT base/PIN diode layer 22.Type: GrantFiled: February 10, 1993Date of Patent: March 28, 1995Assignee: Texas Instruments IncorporatedInventor: Burhan Bayraktaroglu
-
Patent number: 5298786Abstract: A silicon-on-insulator lateral bipolar transistor having an edge-strapped base contact is disclosed. A thin layer of oxide is deposited on a silicon-on-insulator structure and a layer of polysilicon is deposited on the thin oxide layer that is patterned and etched to form an extrinsic base region of the transistor. The polysilicon extrinsic base is very heavily doped and the thin oxide layer acts as both a diffusion stop and an etch stop during the formation of the extrinsic base. A silicon edge contact region is formed of selective epitaxy or polysilicon to connect the extrinsic base to the intrinsic base formed in the silicon-on-insulator layer.Type: GrantFiled: July 19, 1993Date of Patent: March 29, 1994Assignee: International Business Machines Corp.Inventors: Ghavam G. Shahidi, Denny D. Tang, Yuan Taur
-
Patent number: 5294823Abstract: This invention is an SOI BICMOS process which uses oxygen implanted wafers as the starting substrate. The bipolar transistor is constructed in two stacked epitaxial layers on the surface of the oxygen implanted substrate. A buried collector is formed in the first epitaxial layer that is also used for the CMOS transistors. The buried collector minimizes the collector resistance. Selective epitaxial silicon is then grown over the first epitaxial layer and is used to form the tanks for the bipolar transistors. An oxide layer is formed over the base to serve as an insulator between the emitter poly and the extrinsic base, and also as an etch stop for the emitter etch. The emitter is formed of a polysilicon layer which is deposited through an opening in the oxide layer such that the polysilicon layer contacts the epitaxial layer and overlaps the oxide layer.Type: GrantFiled: April 9, 1992Date of Patent: March 15, 1994Assignee: Texas Instruments IncorporatedInventors: Robert H. Eklund, Ravishankar Sundaresan
-
Patent number: 5252849Abstract: A transistor is formed as either a bipolar transistor (10) or an MOS transistor (11). Each transistor (10 or 11) has a substrate (12). Bipolar transistor (10) has a first current electrode (26) underlying a control electrode (28), and a second current electrode (32) overlying the control electrode (28). MOS transistor (11) has a first current electrode (54) underlying a channel region (56), and a source lightly doped region (58) and a source heavily doped region (60) overlying the channel region (56). A control electrode conductive layer (40) is laterally adjacent a sidewall dielectric layer (48), and sidewall dielectric layer (48) is laterally adjacent channel region (56). Conductive layer (40) functions as a gate electrode for transistor (11). Each of the transistors (10 and 11) is vertically integrated such as in a vertically integrated BiMOS circuit. Transistors (10 and 11) can be electrically isolated by isolation ( 64 and 66).Type: GrantFiled: March 2, 1992Date of Patent: October 12, 1993Assignee: Motorola, Inc.Inventors: Jon T. Fitch, Carlos A. Mazure, Keith E. Witek, James D. Hayden
-
Patent number: 5241211Abstract: The substrate in a SOI structure is formed of a material with high heat conductivity, a U groove reaches substrate, the buried material inside the U groove is formed of a material with high heat conductivity, and the buried material is brought into contact with the substrate. With this arrangement, the drop in heat radiation effect can be improved while maintaining the enhancement of the resistance to the soft errors and the reduction of the parasitic capacitance on the bottom surface of the semiconductor element, so that the heat radiation effect can be made to approach the heat radiation effect of a semiconductor device having an insulated isolation region of the conventional U-groove structure. Further, in this case the speed and power product can be made better than the speed and power product of a semiconductor device having an insulated isolation region of the conventional U-groove structure.Type: GrantFiled: October 11, 1991Date of Patent: August 31, 1993Assignee: NEC CorporationInventor: Tsutomu Tashiro
-
Patent number: 5194396Abstract: There is disclosed a method of fabricating BiCMOS semiconductor devices. External metal lines are not used for connecting the NPN bipolar device and NMOS device, or NPN bipolar device and PMOS device. In this case, the collector and base of the bipolar device are respectively in common with the drain and source of the CMOS. The bipolar transistor is in common with the bulk region of the CMOS, so that the diffusion layer is commonly used in the NPN-PMOS pair, and the diffusion layers of the connecting part are connected together in the NPN-PMOS pair. A metal line is connected to the junction of the diffusion layers, thus decreasing the connecting area of the metal line. Hence, the integrability of the chip is increased, and the metal connection causes a reduction of the RC delay time, thus improving the operational speed.Type: GrantFiled: September 20, 1991Date of Patent: March 16, 1993Assignee: Korea Electronics and Telecommunications ResearchInventors: Young M. Kim, Seong J. Kang, Jong S. Lyu