Passive Components In Ics Patents (Class 257/528)
-
Patent number: 8803281Abstract: A semiconductor device has a field insulating film provided on a semiconductor substrate, and a fuse provided on the field insulating film and having a fuse trimming laser irradiation portion and fuse terminals. The semiconductor device further includes an intermediate insulating film covering the fuse, a first TEOS layer on the intermediate insulating film, an SOG layer for planarizing the first TEOS layer, a second TEOS layer on the SOG layer and on the first TEOS layer, a protective film on the second TEOS layer, and an opening portion above the fuse trimming laser irradiation portion in a region from the protective film to the first TEOS layer. A seal ring is provided on the intermediate insulating film so as to surround the opening portion. The seal ring is disposed over the fuse so as to overlap each of the fuse terminals in plan view.Type: GrantFiled: September 27, 2012Date of Patent: August 12, 2014Assignee: Seiko Instruments Inc.Inventor: Hisashi Hasegawa
-
Patent number: 8796813Abstract: A method for controlling an electrical property of a passive device during a fabrication of an integrated component includes providing a substrate, manufacturing the passive device on the substrate, measuring the electrical property of the passive device to obtain a measuring result, determining at least one layout pattern corresponding to at least one later manufacturing process by the measuring result for adjusting the electrical property of the passive device, and continuing the rest of the fabrication including the at least one later manufacturing process of the integrated component.Type: GrantFiled: March 12, 2013Date of Patent: August 5, 2014Assignee: MediaTek Inc.Inventors: Ming-Da Tsai, George Chien, Cheng-Chou Hung
-
Patent number: 8791545Abstract: Interconnect structures that include a passive element, such as a thin film resistor or a metal-insulator-metal (MIM) capacitor, methods for fabricating an interconnect structure that includes a passive element, and design structures embodied in a machine readable medium for designing, manufacturing, or testing an integrated circuit, such as a radiofrequency integrated circuit. A top surface of a dielectric layer is recessed relative to a top surface of a conductive feature in the dielectric layer. The passive element is formed on the recessed top surface of the dielectric layer and includes a layer of a conductive material that is coplanar with, or below, the top surface of the conductive feature.Type: GrantFiled: July 27, 2012Date of Patent: July 29, 2014Assignee: International Business Machines CorporationInventors: Timothy J. Dalton, Ebenezer E. Eshun, Sarah L. Grunow, Zhong-Xiang He, Anthony K. Stamper
-
Patent number: 8791543Abstract: A reconstituted electronic device comprising at least one die and at least one passive component. A functional material is incorporated in the substrate of the device to modify the electrical behavior of the passive component. The passive component may be formed in redistribution layers of the device. Composite functional materials may be used in the substrate to forms part of or all of the passive component. A metal carrier may form part of the substrate and part of the at least one passive component.Type: GrantFiled: September 28, 2012Date of Patent: July 29, 2014Assignee: Cambridge Silicon Radio LimitedInventors: Vlad Lenive, Simon Stacey
-
Publication number: 20140203395Abstract: A semiconductor package and a method of manufacturing the same are provided. The semiconductor package includes: a substrate having a plurality of conductive lands and a plurality of bonding pads surrounding the conductive lands formed on a surface thereof; a plurality of passive devices mounted on the conductive lands; an insulation layer formed on the surface and having a portion of the passive devices embedded therein; a semiconductor chip mounted on a top surface of the insulation layer; a plurality of bonding wires electrically connecting the semiconductor chip and the bonding pads; an encapsulant formed on the surface of the substrate to encapsulate the insulation layer, the bonding wires and the semiconductor chip, wherein a region of the semiconductor chip projected onto the substrate covers a portion of an outermost one of the passive devices. Therefore, the mounting density of the passive devices is improved.Type: ApplicationFiled: November 22, 2013Publication date: July 24, 2014Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTDInventors: Tsung-Hsien Tsai, Heng-Cheng Chu, Chien-Cheng Lin, Chih-Hsien Chiu, Hsin-Lung Chung, Yude Chu
-
Publication number: 20140203394Abstract: The present invention provides a method of forming a chip with TSV electrode. A substrate with a first surface and a second surface is provided. A thinning process is performed from a side of the second surface so the second surface becomes a third surface. Next, a penetration via which penetrates through the first surface and the third surface is formed in the substrate. A patterned material layer is formed on the substrate, wherein the patterned material layer has an opening exposes the penetration via. A conductive layer is formed on the third surface thereby simultaneously forming a TSV electrode in the penetration via and a surface conductive layer in the opening.Type: ApplicationFiled: January 23, 2013Publication date: July 24, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Ming-Tse Lin, Chu-Fu Lin, Chien-Li Kuo, Yung-Chang Lin
-
Patent number: 8779489Abstract: A semiconductor FET provides a resonant gate and source and drain electrodes, wherein the resonant gate is electromagnetically resonant at one or more predetermined frequencies.Type: GrantFiled: August 23, 2011Date of Patent: July 15, 2014Inventor: L. Pierre de Rochemont
-
Patent number: 8778799Abstract: A method for making conductive traces and interconnects on a surface of a substrate includes, for an embodiment, forming a dielectric or polymer layer on the surface of the substrate, forming a seed layer of an electrically conductive material on the dielectric or polymer layer, patterning a photoresist on the seed layer, forming the conductive traces on the patterned photoresist and seed layer, removing the photoresist from the substrate, and irradiating the surface of the substrate with a fluence of laser light effective to ablate the seed layer from areas of the substrate surface exclusive of the conductive traces.Type: GrantFiled: January 11, 2012Date of Patent: July 15, 2014Assignee: Tamarack Scientific Co. Inc.Inventor: Matthew E. Souter
-
Patent number: 8772905Abstract: A semiconductor device structure and method to form the same. The semiconductor device structure includes a non-volatile charge trap memory device and a resistor or capacitor. A dielectric layer of a charge trap dielectric stack of the memory device is patterned to expose a portion of a first conductive layer peripheral to the memory device. A second conductive layer formed over the dielectric layer and on the exposed portion of the first conductive layer is patterned to form resistor or capacitor contacts and capacitor plates.Type: GrantFiled: December 30, 2008Date of Patent: July 8, 2014Assignee: Micron Technology, Inc.Inventors: Umberto M. Meotto, Paolo Tessariol
-
Patent number: 8775998Abstract: To provide a design support device of a three-dimensional integrated circuit capable of, in the case where a placement position of a through-via changes in the design phase of a three-dimensional integrated circuit composed of a plurality of semiconductor chips in layers, avoiding change of respective placement positions of other parts as much as possible. A design support device includes a TSV placement unit that determines respective placement positions of through-vias on one semiconductor chip, the through-bias each penetrating to connect to another semiconductor chip, a TSV reserved cell placement unit that determines, based on the respective placement positions of the through-vias, respective placement positions of reserved cells as respective spare placement positions of the through-vias, and a mask data generation unit that generates layout data that includes the respective placement positions of the through-vias and the respective placement positions of the reserved cells.Type: GrantFiled: November 10, 2011Date of Patent: July 8, 2014Assignee: Panasonic CorporationInventors: Takashi Morimoto, Takashi Hashimoto
-
Publication number: 20140183550Abstract: A highly efficient, single sided circuit board layout design providing magnetic field self-cancellation and reduced parasitic inductance independent of board thickness. The low profile power loop extends through active and passive devices on the top layer of the circuit board, with vias connecting the power loop to a return path in an inner layer of the board. The magnetic effect of the portion of the power loop on the top layer is reduced by locating the inner layer return path directly underneath the power loop path on the top layer.Type: ApplicationFiled: December 27, 2013Publication date: July 3, 2014Applicant: Efficient Power Conversion CorporationInventors: David Reusch, Johan Tjeerd Strydom
-
Publication number: 20140183690Abstract: A structure includes a metal feature, and a passivation layer having a portion overlapping the metal feature. The passivation layer includes a non-low-k dielectric material. A polymer layer is over the passivation layer. A Post-Passivation Interconnect (PPI) extends into the polymer layer to electrically couple to the metal feature. A guard ring includes a second PPI, wherein the guard ring is electrically grounded. The second PPI substantially encircles the first PPI.Type: ApplicationFiled: December 28, 2012Publication date: July 3, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Publication number: 20140175599Abstract: An integrated circuit (IC) package including an IC die and a conductive ink printed circuit layer electrically connected to the IC die.Type: ApplicationFiled: December 21, 2012Publication date: June 26, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew David Romig, Lance Cole Wright, Leslie Edward Stark, Frank Stepniak, Sreenivasan K. Koduri
-
Patent number: 8759945Abstract: A fuse structure, an e-fuse including the fuse structure and a semiconductor device including the e-fuse are disclosed. The fuse structure includes first and second electrodes extending in a first direction, and spaced a predetermined distance apart from each other and having one ends thereof facing each other, an insulation layer formed between the one end of the first electrode and the one end of the second electrode facing each other, and a conductive film overlapping portions of the first and second electrodes on the insulation layer and contacting the first electrode and the one end of the second electrode.Type: GrantFiled: April 7, 2011Date of Patent: June 24, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Ho Kim, Won-Mo Park, Gil-Sub Kim, Ho-Ju Song
-
Patent number: 8759191Abstract: Semiconductor component or device is provided which includes a current barrier element and for which the impedance may be tuned (i.e. modified, changed, etc.) using a focused heating source.Type: GrantFiled: December 4, 2012Date of Patent: June 24, 2014Assignee: Cadeka Microcircuits, LLCInventors: Alain Lacourse, Mathieu Ducharme, Hugo St-Jean, Yves Gagnon, Yvon Savaria, Michel Meunier
-
Patent number: 8759189Abstract: A reprocessing method of a semiconductor device, the reprocessing method includes adjusting a resistance value of a first resistor by first trimming the first resistor, wherein the first resistor is electrically connected between a first pad and a second pad, forming a second resistor on the first trimmed first resistor, and adjusting a resistance value of the second resistor by second trimming the second resistor.Type: GrantFiled: September 4, 2012Date of Patent: June 24, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Jin-San Jung
-
Publication number: 20140167216Abstract: An integrated circuit system includes a heat spreader that is thermally coupled to a semiconductor chip and has a cavity or opening formed in the heat spreader. The cavity or opening is positioned so that capacitors and/or other passive components mounted to the same packaging substrate as the semiconductor chip are at least partially disposed in the cavity or opening. Because the passive components are disposed in the cavity or opening, the integrated circuit system has a reduced package thickness.Type: ApplicationFiled: December 13, 2012Publication date: June 19, 2014Applicant: NVIDIA CorporationInventors: Shantanu KALCHURI, Abraham F. YEE, Leilei ZHANG
-
Patent number: 8749293Abstract: A programmable passive device comprising a first node and a second node. A plurality of passive device elements electrically coupled to the first node. A plurality of switches are electrically coupled to at least the second node and selectively coupled to a number of the plurality of passive device elements to provide the programmable passive device with a pre-determined value.Type: GrantFiled: June 21, 2012Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: Fen Chen, Douglas D. Coolbaugh, Baozhen Li
-
Patent number: 8749021Abstract: The present invention reveals a semiconductor chip structure and its application circuit network, wherein the switching voltage regulator or converter is integrated with a semiconductor chip by chip fabrication methods, so that the semiconductor chip has the ability to regulate voltage within a specific voltage range. Therefore, when many electrical devices of different working voltages are placed on a Printed Circuit Board (PCB), only a certain number of semiconductor chips need to be constructed. Originally, in order to account for the different demands in voltage, power supply units of different output voltages, or a variety of voltage regulators need to be added. However, using the built-in voltage regulator or converter, the voltage range can be immediately adjusted to that which is needed. This improvement allows for easier control of electrical devices of different working voltages and decreases response time of electrical devices.Type: GrantFiled: December 25, 2007Date of Patent: June 10, 2014Assignee: Megit Acquisition Corp.Inventors: Mou-Shiung Lin, Gu-Yeon Wei
-
Patent number: 8742506Abstract: With a microwave FET, an incorporated Schottky junction capacitance or PN junction capacitance is small and such a junction is weak against static electricity. However, with a microwave device, the method of connecting a protecting diode cannot be used since this method increases the parasitic capacitance and causes degradation of the high-frequency characteristics. In order to solve the above problems, a protecting element, having a first n+-type region-insulating region-second n+-type region arrangement is connected in parallel between two terminals of a protected element having a PN junction, Schottky junction, or capacitor. Since discharge can be performed between the first and second n+ regions that are adjacent each other, electrostatic energy that would reach the operating region of an FET can be attenuated without increasing the parasitic capacitance.Type: GrantFiled: May 18, 2012Date of Patent: June 3, 2014Assignee: Semiconductor Components Industries, LLCInventors: Tetsuro Asano, Mikito Sakakibara, Toshikazu Hirai
-
Patent number: 8736021Abstract: In an integrated circuit an inductor metal layer is provided separately to the top metal layer, which includes the power and signal routing metal lines. Consequently, high performance inductors can be provided, for instance by using a moderately high metal thickness substantially without requiring significant modifications of the remaining metallization system.Type: GrantFiled: May 15, 2009Date of Patent: May 27, 2014Assignee: X-FAB Semiconductor Foundries AGInventors: Tsui Ping Chu, Hyung Sun Yook, Poh Ching Sim
-
Publication number: 20140138791Abstract: A semiconductor package is provided. The semiconductor package includes a semiconductor chip having opposite first and second surfaces; an RDL structure formed on the first surface of the semiconductor chip and having opposite third and fourth surfaces and a plurality of first conductive through holes penetrating the third and fourth surfaces thereof, wherein the RDL structure is formed on the semiconductor chip through the fourth surface thereof and electrically connected to the semiconductor chip through a plurality of first conductive elements, and the third surface of the RDL structure has a redistribution layer formed thereon; a plurality of conductive bumps formed on the redistribution layer; and an encapsulant formed on the first surface of the semiconductor chip for encapsulating the RDL structure, wherein the conductive bumps are embedded in and exposed from the encapsulant. The invention effectively prevents warpage of the semiconductor package and improves the electrical connection significantly.Type: ApplicationFiled: January 30, 2013Publication date: May 22, 2014Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventor: SILICONWARE PRECISION INDUSTRIES CO., LTD.
-
Patent number: 8724393Abstract: A memory includes an array of memory cells including rows and columns. The memory includes circuitry coupled to the word lines applying a first bias voltage to a first set of spaced-apart locations on a word line or word lines in the array, while applying a second bias voltage different than the first bias voltage, to a second set of spaced-apart locations on the word line or word lines, locations in the first set of spaced-apart locations being interleaved among locations in the second set of spaced-apart locations, whereby current flow is induced between locations in the first and second sets of locations that cause heating of the word line or word lines.Type: GrantFiled: April 27, 2012Date of Patent: May 13, 2014Assignee: Macronix International Co., Ltd.Inventors: Hang-Ting Lue, Chun-Hsiung Hung
-
Patent number: 8720049Abstract: Disclosed herein is a method for fabricating a printed circuit board, including: stacking a second insulating layer including a reinforcement on an outer surface of a first insulating layer having a post via formed thereon; polishing an upper surface of the second insulating layer to expose an upper side of the post via; stacking a film member on the second insulating layer to cover the post via and compress the second insulating layer; polishing an upper surface of the film member to expose an upper side of the post via; and forming a circuit layer connected to the post via on the upper surface of the film member.Type: GrantFiled: January 19, 2011Date of Patent: May 13, 2014Assignee: Samsung Electro-Mechanics Co., LtdInventors: Tae Kyun Bae, Chang Gun Oh, Ho Sik Park
-
Patent number: 8719600Abstract: The operating voltage of an integrated circuit (e.g., a processor) is changed in response to one or more conditions (e.g., a laptop computer is connected to an AC power source). Both the operating frequency and the operating voltage of the integrated circuit are changed. The voltage regulator providing the operating voltage to the integrated circuit is caused to transition between voltage levels using one or more intermediate steps. The integrated circuit continues to operate in the normal manner both at the new voltage and throughout the voltage transition.Type: GrantFiled: August 30, 2012Date of Patent: May 6, 2014Assignee: Intel CorporationInventors: Stephen H. Gunther, Robert Greiner, Matthew M. Ma, Kevin Dai
-
Publication number: 20140110820Abstract: Representative implementations of devices and techniques provide improved thermal performance of a chip die disposed within a layered printed circuit board (PCB). Passive components may be strategically located on one or more surfaces of the PCB. The passive components may be arranged to conduct heat generated by the chip die away from the chip die.Type: ApplicationFiled: October 18, 2012Publication date: April 24, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Martin STANDING, Milko PAOLUCCI
-
Publication number: 20140097512Abstract: Some implementations provide a structure that includes a first package substrate, a first component, a second package substrate, a second component, and a third component. The first package substrate has a first area. The first component has a first height and is positioned on the first area. The second package substrate is coupled to the first package substrate. The second package substrate has second and third areas. The second area of the second package substrate vertically overlaps with the first area of the first package substrate The third area of the second package substrate is non-overlapping with the first area of the first package substrate. The second component has a second height and is positioned on the second area. The third component is positioned on the third area. The third component has a third height that is greater than each of the first and second heights.Type: ApplicationFiled: February 11, 2013Publication date: April 10, 2014Applicant: Qualcomm IncorporatedInventors: Yue Li, Charles D. Paynter, Ruey Kae Zang
-
Publication number: 20140097513Abstract: A package-on-package (PoP)-type package includes a first semiconductor package having a first passive element and a first semiconductor device mounted on a first substrate, and a second semiconductor package having a second semiconductor device mounted on a second substrate. The first passive element is electrically connected to the second semiconductor device. Related devices are also discussed.Type: ApplicationFiled: August 9, 2013Publication date: April 10, 2014Inventor: Jong-joo Lee
-
Patent number: 8692291Abstract: Device structures, design structures, and fabrication methods for passive devices that may be used as electrostatic discharge protection devices in fin-type field-effect transistor integrated circuit technologies. A device structure is formed that includes a well of a first conductivity type in a device region and a doped region of a second conductivity in the well. The device region is comprised of a portion of a device layer of a semiconductor-on-insulator substrate. The doped region and a first portion of the well define a junction. A second portion of the well is positioned between the doped region and an exterior sidewall of the device region. Another portion of the device layer may be patterned to form fins for fin-type field-effect transistors.Type: GrantFiled: March 27, 2012Date of Patent: April 8, 2014Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Robert J. Gauthier, Jr., Junjun Li
-
Patent number: 8692368Abstract: A stacked integrated circuit (IC) device includes a semiconductor IC having an active face, and an interconnect structure. The active face receives a regulated voltage from a voltage regulator (MEG). An active portion of the VREG, which supplies the regulated voltage to the semiconductor IC is coupled to the interconnect structure. A packaging substrate includes one or more inductors including a first set of through vias. The first set of through vias are coupled to the interconnect structure and cooperate with the active portion to provide the regulated voltage for the semiconductor IC. The IC also includes a printed circuit board (PCB) coupled to the packaging substrate. The PCB includes a second set of through vias coupled to the first set of through vias. The IC also includes one or more conducting paths on the PCB. The conducting path(s) couple together at least two through vias of the second set of through vias.Type: GrantFiled: February 7, 2012Date of Patent: April 8, 2014Assignee: QUALCOMM IncorporatedInventors: Yuancheng Christopher Pan, Lew G. Chua-Eoan, Zhi Zhu, Junmou Zhang
-
Patent number: 8686538Abstract: In order to improve the reliability of a semiconductor device having a fuse formed by a Damascene technique, a barrier insulating film and an inter-layer insulating film are deposited over a fourth-layer wiring and a fuse. The barrier insulating film is an insulating film for preventing the diffusion of Cu and composed of a SiCN film deposited by plasma CVD like the underlying barrier insulating film. The thickness of the barrier insulating film covering the fuse is larger than the thickness of the underlying barrier insulating film so as to improve the moisture resistance of the fuse.Type: GrantFiled: August 28, 2012Date of Patent: April 1, 2014Assignee: Renesas Electronics CorporationInventors: Katsuhiko Hotta, Kyoko Sasahara, Taichi Hayamizu, Yuichi Kawano
-
Publication number: 20140084413Abstract: A package substrate and a method of fabricating the package substrate are provided. The package substrate includes a substrate having a top surface and a bottom surface opposing the top surface; an insulating protective layer formed on the top surface of the substrate; an interposer embedded in and exposed from the insulating protective layer; and passive components provided on or embedded in the interposer. By integrating the passive components into the package substrate, when a chip is provided on the interposer, the conductive path between the chip and the passive components can be shortened, and the pins of the chip have a stable voltage. Therefore, the overall electrical performance is enhanced.Type: ApplicationFiled: August 13, 2013Publication date: March 27, 2014Applicants: UNIMICRON TECHNOLOGY CORPORATION, INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yu-Hua CHEN, Wei-Chung LO, Dyi-Chung HU, Chang-Hong HSIEH
-
Patent number: 8680648Abstract: Embodiments of present invention provide methods and apparatuses for connecting and/or disconnecting nodes in a semiconductor device. Embodiments of the apparatus may include a plurality of metal layers formed above a substrate and an interconnect structure formed between first and second nodes in the plurality of metal layers. The interconnect structure includes one or more metal lines formed in each of the metal layers. The metal lines are connected by a plurality of vias. Modifying one of the metal lines in any one of the metal layers changes an electrical connection between the first and second nodes.Type: GrantFiled: June 9, 2011Date of Patent: March 25, 2014Assignee: ATI Technologies ULCInventors: Omid Rowhani, Victor M. Ma
-
Patent number: 8680647Abstract: A device includes a substrate, a metal pad over the substrate, and a passivation layer having a portion over the metal pad. A Post-Passivation Interconnect (PPI) line is disposed over the passivation layer and electrically coupled to the metal pad. An Under-Bump Metallurgy (UBM) is disposed over and electrically coupled to the PPI line. A passive device includes a portion at a same level as the UBM. The portion of the passive device is formed of a same material as the UBM.Type: GrantFiled: May 4, 2012Date of Patent: March 25, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Shang-Yun Hou, Der-Chyang Yeh, Shuo-Mao Chen, Chiung-Han Yeh, Yi-Jou Lin
-
Patent number: 8674463Abstract: A multifunction MEMS element includes a first cantilever, a second cantilever and a MEMS component. The first cantilever, the second cantilever and the MEMS component together form a MEMS structure. The MEMS component includes an inductor device.Type: GrantFiled: April 26, 2009Date of Patent: March 18, 2014Assignee: United Microelectronics Corp.Inventor: Hui-Shen Shih
-
Publication number: 20140071566Abstract: In one embodiment, an apparatus includes a package that encompasses at least a first integrated circuit die and a second integrated circuit die. The first integrated circuit die is attached to the package and includes one or more electrical overstress/electrostatic discharge (EOS/ESD) protection circuits. The second integrated circuit die is attached to the package and electrically coupled to the first integrated circuit die such that at least one component of the second integrated circuit die is protected from EOS/ESD by the first integrated circuit die.Type: ApplicationFiled: September 11, 2012Publication date: March 13, 2014Applicant: ANALOG DEVICES, INC.Inventors: Srivatsan PARTHASARATHY, Charly EL-KHOURY, Francisco SANTOS, Nathan R. Carter
-
Patent number: 8669637Abstract: An integrated passive device system is disclosed including forming a first dielectric layer over a semiconductor substrate, depositing a metal capacitor layer on the first dielectric layer, forming a second dielectric layer over the metal capacitor layer, and depositing a metal layer over the second dielectric layer for forming the integrated capacitor, an integrated resistor, an integrated inductor, or a combination thereof.Type: GrantFiled: October 27, 2006Date of Patent: March 11, 2014Assignee: Stats ChipPac Ltd.Inventors: Yaojian Lin, Haijing Cao, Robert Charles Frye, Pandi Chelvam Marimuthu
-
Patent number: 8664741Abstract: Provided is a high voltage semiconductor device that includes a PIN diode structure formed in a substrate. The PIN diode includes an intrinsic region located between a first doped well and a second doped well. The first and second doped wells have opposite doping polarities and greater doping concentration levels than the intrinsic region. The semiconductor device includes an insulating structure formed over a portion of the first doped well. The semiconductor device includes an elongate resistor device formed over the insulating structure. The resistor device has first and second portions disposed at opposite ends of the resistor device, respectively. The semiconductor device includes an interconnect structure formed over the resistor device. The interconnect structure includes: a first contact that is electrically coupled to the first doped well and a second contact that is electrically coupled to a third portion of the resistor located between the first and second portions.Type: GrantFiled: June 14, 2011Date of Patent: March 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Ru-Yi Su, Fu-Chih Yang, Chun Lin Tsai, Chih-Chang Cheng, Ruey-Hsin Liu
-
Semiconductor Device and Method of Forming a Fan-Out PoP Device with PWB Vertical Interconnect Units
Publication number: 20140048906Abstract: A semiconductor device has a semiconductor package and an interposer disposed over the semiconductor package. The semiconductor package has a first semiconductor die and a modular interconnect unit disposed in a peripheral region around the first semiconductor die. A second semiconductor die is disposed over the interposer opposite the semiconductor package. An interconnect structure is formed between the interposer and the modular interconnect unit. The interconnect structure is a conductive pillar or stud bump. The modular interconnect unit has a core substrate and a plurality of vertical interconnects formed through the core substrate. A build-up interconnect structure is formed over the first semiconductor die and modular interconnect unit. The vertical interconnects of the modular interconnect unit are exposed by laser direct ablation. An underfill is deposited between the interposer and semiconductor package.Type: ApplicationFiled: October 23, 2013Publication date: February 20, 2014Applicant: STATS ChipPAC, Ltd.Inventors: Il Kwon Shim, Yaojian Lin, Pandi C. Marimuthu, Kang Chen, Yu Gu -
Patent number: 8654537Abstract: Electrical components such as integrated circuits may be mounted on a printed circuit board. To prevent the electrical components from being subjected to electromagnetic interference, radio-frequency shielding structures may be formed over the components. The radio-frequency shielding structures may be formed from a layer of metallic paint. Components may be covered by a layer of dielectric. Channels may be formed in the dielectric between blocks of circuitry. The metallic paint may be used to coat the surfaces of the dielectric and to fill the channels. Openings may be formed in the surface of the metallic paint to separate radio-frequency shields from each other. Conductive traces on the surface of the printed circuit board may be used in connecting the metallic paint layer to internal printed circuit board traces.Type: GrantFiled: December 1, 2010Date of Patent: February 18, 2014Assignee: Apple Inc.Inventors: Joseph Fisher, Jr., Sean Mayo, Dennis R. Pyper, Paul Nangeroni, Jose Mantovani
-
Patent number: 8647960Abstract: A method for forming a DRAM MIM capacitor stack comprises forming a first electrode layer, annealing the first electrode layer, forming a dielectric layer on the first electrode layer, annealing the dielectric layer, forming a second electrode layer on the dielectric layer, annealing the second electrode layer, patterning the capacitor stack, and annealing the capacitor stack for times greater than about 10 minutes, and advantageously greater than about 1 hour, at low temperatures (less than about 300 C) in an atmosphere containing less than about 25% oxygen and preferably less than about 10% oxygen.Type: GrantFiled: November 14, 2011Date of Patent: February 11, 2014Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Wim Deweerd, Hiroyuki Ode
-
Patent number: 8648439Abstract: The present invention provides a thin and bendable semiconductor device utilizing an advantage of a flexible substrate used in the semiconductor device, and a method of manufacturing the semiconductor device. The semiconductor device has at least one surface covered by an insulating layer which serves as a substrate for protection. In the semiconductor device, the insulating layer is formed over a conductive layer serving as an antenna such that the value in the thickness ratio of the insulating layer in a portion not covering the conductive layer to the conductive layer is at least 1.2, and the value in the thickness ratio of the insulating layer formed over the conductive layer to the conductive layer is at least 0.2. Further, not the conductive layer but the insulating layer is exposed in the side face of the semiconductor device, and the insulating layer covers a TFT and the conductive layer.Type: GrantFiled: April 18, 2013Date of Patent: February 11, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshitaka Dozen, Tomoyuki Aoki, Hidekazu Takahashi, Daiki Yamada, Eiji Sugiyama, Kaori Ogita, Naoto Kusumoto
-
Patent number: 8648992Abstract: A thin film capacitor is characterized by forming a lower electrode, coating a composition onto the lower electrode without applying an annealing process having a temperature of greater than 300° C., drying at a predetermined temperature within a range from ambient temperature to 500° C., and calcining at a predetermined temperature within a range of 500 to 800° C. and higher than a drying temperature. The process from coating to calcining is performed the process from coating to calcining once or at least twice, or the process from coating to drying is performed at least twice, and then calcining is performed once. The thickness of the dielectric thin film formed after the first calcining is 20 to 600 nm. The ratio of the thickness of the lower electrode and the thickness of the dielectric thin film formed after the initial calcining step (thickness of lower electrode/thickness of the dielectric thin film) is preferably in the range 0.10 to 15.0.Type: GrantFiled: July 10, 2013Date of Patent: February 11, 2014Assignees: Mitsubishi Materials Corporation, STMicroelectronics(Tours) SASInventors: Hideaki Sakurai, Toshiaki Watanabe, Nobuyuki Soyama, Guillaume Guegan
-
Publication number: 20140035095Abstract: The invention provides a semiconductor package and a method for fabricating a base for a semiconductor package. The semiconductor package includes a conductive trace embedded in a base. A semiconductor device is mounted on the conductive trace via a conductive structure.Type: ApplicationFiled: December 20, 2012Publication date: February 6, 2014Applicant: Media Tek Inc.Inventors: Tzu-Hung LIN, Wen-Sung HSU, Ta-Jen YU, Andrew C. CHANG
-
Publication number: 20140035630Abstract: Embodiments of the present invention provide an integrated circuit system including a first active layer fabricated on a front side of a semiconductor die and a second pre-fabricated layer on a back side of the semiconductor die and having electrical components embodied therein, wherein the electrical components include at least one discrete passive component. The integrated circuit system also includes at least one electrical path coupling the first active layer and the second pre-fabricated layer.Type: ApplicationFiled: September 30, 2013Publication date: February 6, 2014Applicant: ANALOG DEVICES, INC.Inventors: Alan J. O'DONNELL, Santiago IRIARTE, Mark J. MURPHY, Colin G. LYDEN, Gary CASEY, Eoin Edward ENGLISH
-
Publication number: 20140035096Abstract: A method for controlling an electrical property of a passive device during a fabrication of an integrated component includes providing a substrate, manufacturing the passive device on the substrate, measuring the electrical property of the passive device to obtain a measuring result, determining at least one layout pattern corresponding to at least one later manufacturing process by the measuring result for adjusting the electrical property of the passive device, and continuing the rest of the fabrication including the at least one later manufacturing process of the integrated component.Type: ApplicationFiled: March 12, 2013Publication date: February 6, 2014Applicant: MEDIATEK INC.Inventors: Ming-Da Tsai, George Chien, Cheng-Chou Hung
-
Patent number: 8643145Abstract: A semiconductor device including a substrate, an insulation film being embedded into the substrate and having multiple openings, multiple dummy diffusion layers formed in the substrate and located in the openings, multiple resistance elements being formed over the insulation film so as not to overlap the dummy diffusion layers in a plan view in a resistance element forming region and extending in a first direction, and multiple dummy resistance elements being formed over the insulation film and the dummy diffusion layers and extending in the first direction in the resistance element forming region, in which each of the dummy resistance elements overlaps at least two dummy diffusion layers aligning in a second direction perpendicular to the first direction in a plane horizontal to the substrate in a plan view.Type: GrantFiled: March 7, 2012Date of Patent: February 4, 2014Assignee: Renesas Electronics CorporationInventor: Yukio Takahashi
-
Patent number: 8643143Abstract: Provided is a semiconductor device including a metal dummy pattern and a thin film resistor. In detail, a semiconductor device includes a semiconductor substrate, a thin film resistor, and a metal dummy pattern. The thin film resistor disposed over the semiconductor substrate and extending in a first direction relative to the semiconductor substrate. The metal dummy pattern disposed between the semiconductor substrate and the thin film resistor, the metal dummy pattern including a reflective pattern extending in the first direction semiconductor substrate and spatially corresponding to a periphery of the thin film resistor.Type: GrantFiled: January 20, 2012Date of Patent: February 4, 2014Assignee: Dongbu HiTek Co., Ltd.Inventor: Chang Eun Lee
-
Patent number: 8629529Abstract: A semiconductor device is produced by fabricating a capacitor element including a lower electrode, a capacitor insulating film, and an upper electrode, and a thin-film resistor element, in the same step. As the lower electrode of the capacitor element is lined with a lower layer wiring layer (Cu wiring), the lower electrode has extremely low resistance substantially. As such, even if the film thickness of the lower electrode becomes thinner, parasitic resistance does not increased. The resistor element is formed to have the same film thickness as that of the lower electrode of the capacitor element. Since the film thickness of the lower electrode is thin, it works as a resistor having high resistance. In the top layer of the passive element, a passive element cap insulating film is provided, which works as an etching stop layer when etching a contact of the upper electrode of the capacitor element.Type: GrantFiled: December 25, 2007Date of Patent: January 14, 2014Assignee: NEC CorporationInventors: Naoya Inoue, Ippei Kume, Jun Kawahara, Yoshihiro Hayashi
-
Patent number: 8624351Abstract: A package structure which includes a non-conductive substrate, a conductive element, a passivation, a jointed side, a conductive layer, a solder and a solder mask is disclosed. The conductive element is disposed on a surface of the non-conductive substrate and consists of a passive element and a corresponding circuit. The passivation completely covers the conductive element and the non-conductive substrate so that the conductive element is sandwiched between the passivation and the non-conductive substrate. The conductive layer covers the jointed side which exposes part of the corresponding circuit, extends beyond the jointed side and is electrically connected to the corresponding circuit. The solder mask which completely covers the jointed side and the conductive layer selectively exposes the solder which is disposed outside the jointed side and electrically connected to the conductive layer.Type: GrantFiled: May 27, 2011Date of Patent: January 7, 2014Assignee: Xintec, Inc.Inventors: Chien-Hung Liu, Shu-Ming Chang