With Passive Components, (e.g., Polysilicon Resistors) Patents (Class 257/904)
-
Patent number: 6441447Abstract: A first thin film resistor formed by direct etch or lift off on a first dielectric layer that covers an integrated circuit in a substrate. A second thin film resistor comprised of a different material than the first resistor, formed by direct etch or lift off on the first dielectric layer or on a second dielectric layer over the first dielectric layer. The first and second thin film resistors are interconnected with another electronic device such as other resistors or the integrated circuit.Type: GrantFiled: August 11, 1999Date of Patent: August 27, 2002Assignee: Intersil CorporationInventors: Joseph A. Czagas, George Bajor, Leonel Enriquez, Chris A. McCarty
-
Publication number: 20020113270Abstract: A differential circuit to be used as a latch-up for asymmetric-double-gate complementary metal oxide semiconductor (DGCMOS) devices is provided. Specifically, the differential circuit comprises an asymmetric-DGCMOS device having the weak gates tied to input circuitry and strong gates that are used in cross-coupling.Type: ApplicationFiled: February 20, 2001Publication date: August 22, 2002Inventors: Kerry Bernstein, Edward Jospeh Nowak
-
Patent number: 6404018Abstract: A static memory cell having no more than three transistors. A static memory cell is formed by providing a semiconductor substrate; forming a buried n-type layer in the substrate, the n-type layer having a first average n-type dopant concentration of at least 1×1016 ions/cm3; forming an n-channel transistor relative to the substrate over the buried n-type layer, the n-channel transistor having a source, a gate, and a drain, the source having a second average n-type dopant concentration of at least 1×1019 ions/cm3 and the drain having a third average n-type dopant concentration of at least 1×1019 ions/cm3, and the source having a depth deeper than the drain so as to be closer to the buried n-type layer than the drain; and forming a p-type region in junction with the source to define a tunnel diode between the p-type region and the source.Type: GrantFiled: May 2, 2000Date of Patent: June 11, 2002Assignee: Micron Technology, Inc.Inventors: Jeff Zhiqiang Wu, Joseph Karniewicz
-
Patent number: 6373107Abstract: First and second transistors of a first conductive type of which sources are connected to two bit lines constituting a pair, respectively. The first and second transistors are disposed in a channel width direction of the transistors and in the longitudinal direction of the four-transistor memory cell on a semiconductor substrate. A third transistor of a second conductive type is provided. A drain of the third transistor is connected to a drain of the first transistor, a gate of the third transistor is connected to a drain of the second transistor and a source of the third transistor is grounded. A fourth transistor of the second conductive type is provided. A drain of the fourth transistor is connected to the drain of the second transistor, a gate of the fourth transistor is connected to the drain of the first transistor and of a source of the fourth transistor is grounded.Type: GrantFiled: October 13, 2000Date of Patent: April 16, 2002Assignee: NEC CorporationInventor: Hirofumi Nikaido
-
Publication number: 20020020885Abstract: A CMOS SRAM cell with prescribed power-on data state having first and second cross-coupled inverters each defined by serially connected complementary MOS transistors (T1/T2; T3/T4) serially connected between Vdd and circuit ground to form a first inverter with a first data node (A) between the two transistors (T1/T2) of the first inverter, and, in a similar manner, to form a second inverter with a second data node (B) between the two transistors (T3/T4) of the second inverter. The gates of transistors of each inverter are connected together and cross-coupled to the data node of the other inverter. An access transistor (T5) is connected between a bit line (BL) and the first data node (A) and another access transistor (T6) is connected between a complementary bit line (BLC) and the second data node (B) to provide data access thereto.Type: ApplicationFiled: July 25, 2001Publication date: February 21, 2002Inventor: Leonard R. Rockett
-
Publication number: 20020020886Abstract: A high-performance high-density CMOS SRAM cell (MC) having first and second cross-coupled inverters each defined by serially connected complementary MOS transistors (TA/TC; TB/TD) serially connected between Vdd and circuit ground to form a first inverter with a first data node (1) between the two transistors (TA/TC) of the first inverter, and, in a similar manner, to form a second inverter with a second data node (2) between the two transistors (TB/TD) of the second inverter. The gates of transistors of each inverter are connected together and cross-coupled to the data node of the other inverter. An access transistor (TE) is connected between a bit line (BL) and the first data node (1) to provide data access thereto. A diode (D) is connected between the data node of one of the inverters and the common gate connection of the other inverter to facilitate the “write one” operation.Type: ApplicationFiled: July 25, 2001Publication date: February 21, 2002Inventor: Leonard R. Rockett
-
Patent number: 6340834Abstract: Disclosed are methods of forming resistors and diodes from semiconductive material, and static random access memory (SRAM) cells incorporating resistors, and to integrated circuitry incorporating resistors and diodes. A node to which electrical connection is to be made is provided. An electrically insulative layer is provided outwardly of the node. An opening is provided in the electrically insulative layer over the node. The opening is filled with semiconductive material which depending on configuration serves as one or both of a vertically elongated diode and resistor.Type: GrantFiled: June 29, 1998Date of Patent: January 22, 2002Assignee: Micron Technology, Inc.Inventors: J. Brett Rolfson, Monte Manning
-
Patent number: 6340835Abstract: Disclosed are methods of forming resistors and diodes from semiconductive material, and static random access memory (SRAM) cells incorporating resistors, and to integrated circuitry incorporating resistors and diodes. A node to which electrical connection is to be made is provided. An electrically insulative layer is provided outwardly of the node. An opening is provided in the electrically insulative layer over the node. The opening is filled with semiconductive material which depending on configuration serves as one or both of a vertically elongated diode and resistor.Type: GrantFiled: October 7, 1999Date of Patent: January 22, 2002Assignee: Micron Technology, Inc.Inventors: J. Brett Rolfson, Monte Manning
-
Patent number: 6339240Abstract: In DRAM comprising a read pass transistor, a write pass transistor and a storage transistor, a depletion transistor is connected to a source of the storage transistor. On a part of the source and drain of the depletion transistor, by forming an impurity region of same conductivity as that of the substrate on which the transistors are formed, a substrate voltage applied to the substrate is supplied to the storage transistor through the depletion transistor. An additional metal wire for connecting the source of the storage transistor to Vss voltage (ground voltage or substrate voltage) terminal and a contact hole area for such metal wire are not required. Accordingly, a high integration of the semiconductor can be accomplished and a reduction of reliability thereof can be decreased.Type: GrantFiled: August 21, 2000Date of Patent: January 15, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jae Kap Kim
-
Publication number: 20020003311Abstract: A high resistance element which is a loading resistor of a SRAM is produced from a high resistance film composed of a SIPOS film in such a manner that the high resistance film is in contact with a junction region formed of a low resistance polysilicon film. This structure ensures that the resistance of a joint portion of the high resistance element of a semiconductor device can be reduced.Type: ApplicationFiled: June 9, 1998Publication date: January 10, 2002Inventor: YOSHIHIDE UEMATSU
-
Publication number: 20010054729Abstract: A memory device structure is provided in which the array oxide layer has a thickness that is greater than the thickness of the support oxide layer.Type: ApplicationFiled: July 27, 2001Publication date: December 27, 2001Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ramachandra Divakaruni, James William Adkisson, Mary Elizabeth Weybright, Scott Halle, Jeffrey Peter Gambino, Heon Lee
-
Patent number: 6333532Abstract: A method and structure for forming patterned SOI regions and bulk regions is described wherein a silicon containing layer over an insulator may have a plurality of selected thickness' and wherein bulk regions may be suitable to form DRAM's and SOI regions may be suitable to form merged logic such as CMOS. Ion implantation of oxygen is used to formed patterned buried oxide layers at selected depths and mask edges may be shaped to form stepped oxide regions from one depth to another. Trenches may be formed through buried oxide end regions to remove high concentrations of dislocations in single crystal silicon containing substrates. The invention overcomes the problem of forming DRAM with a storage capacitor formed with a deep trench in bulk Si while forming merged logic regions on SOI.Type: GrantFiled: July 16, 1999Date of Patent: December 25, 2001Assignee: International Business Machines CorporationInventors: Bijan Davari, Devendra Kumar Sadana, Ghavam G. Shahidi, Sandip Tiwari
-
Patent number: 6326292Abstract: A semiconductor includes a buried conducting layer, such as a buried collector, comprises a trench, the walls of which are covered with a layer of a material in which dopant ions diffuse faster than in monocrystalline silicon. A contact area is doped in close proximity to the trench wall. The dopants will diffuse through the layer and form a low resistance connection to the buried layer. The layer may comprise polysilicon or porous silicon, or a silicide. If the material used in the layer is not in itself conducting, the size of the component may be significantly reduced.Type: GrantFiled: November 16, 1998Date of Patent: December 4, 2001Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Anders Söderbärg, Håkan Sjödin
-
Publication number: 20010045557Abstract: An SRAM cell is arranged in a semiconductor device. A metal oxide semiconductor field effect transistor is arranged in the SRAM cell. An interlayer insulating film is formed on the metal oxide semiconductor field effect transistor. A load resistor conductive layer is formed on the interlayer insulating film. In addition, a wiring conductive layer which connects the gate electrode of the metal oxide semiconductor field effect transistor to the load resistor conductive layer is provided. The resistance of the wiring conductive layer is lower than the resistance of the load resistor conductive layer. A side wall is formed between the load resistor conductive layer and the wiring conductive layer.Type: ApplicationFiled: April 30, 1999Publication date: November 29, 2001Inventor: HIDETAKA NATSUME
-
Publication number: 20010045618Abstract: The present disclosure is directed to the use of non-ion-implanted silicon oxynitride films as resistive elements. Such films have been traditionally used in semiconductor processing as antireflective coatings, but their utility as highly resistive circuit elements has heretofore not been realized. Such films find specific utility when used as the load resistors in a 4-T SRAM cell.Type: ApplicationFiled: June 29, 2001Publication date: November 29, 2001Applicant: Micron Technology, Inc.Inventor: Jigish D. Trivedi
-
Patent number: 6316812Abstract: A memory cell power supply circuit includes: a memory cell power supply PMOS transistor connected between a power supply node and a power supply potential, a diode-connected transistor provided between a gate of the memory cell power supply transistor and the power supply potential, and a resistor provided between the gate of the memory cell power supply transistor and a ground potential. During a writing operation when a value of current flowing to the memory cell is high, if the power supply potential increases, a cell power supply potential down-converted by a greater amount is supplied to the memory cell.Type: GrantFiled: May 4, 2000Date of Patent: November 13, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hideaki Nagaoka
-
Patent number: 6307217Abstract: A static random access memory comprising memory cells each composed of transfer MISFETs controlled by word lines and of a flip-flop circuit made of driver MISFETs and load MISFETs. The top of the load MISFETs is covered with supply voltage lines so that capacitor elements of a stacked structure are formed between the gate electrodes of the load MISFETs and the supply voltage lines.Type: GrantFiled: January 14, 1994Date of Patent: October 23, 2001Assignees: Hitachi, Ltd., Hitachi ULSI Engineering Corp.Inventors: Shuji Ikeda, Satoshi Meguro, Kyoichiro Asayama, Eri Fujita, Koichiro Ishibashi, Toshiro Aoto, Sadayuki Morita, Atsuyoshi Koike, Masayuki Kojima, Yasuo Kiguchi, Kazuyuki Suko, Fumiyuki Kanai, Naotaka Hashimoto, Toshiaki Yamanaka
-
Patent number: 6303966Abstract: An SRAM cell and method for fabricating the same including first and second access transistors, first and second drive transistors, and first and second load resistors. A first terminal of the first access transistor, a gate terminal of the second drive transistor, and a first load resistor terminal are connected to one another to form a first cell node terminal. A first terminal of the second access transistor, a gate terminal of the first drive transistor, and a second load resistor terminal are connected to one another to form a second cell node terminal. The SRAM cell includes a gate electrode of each of the first and second drive transistors arranged over a semiconductor substrate in a first direction, and a gate electrode of each of the first and second access transistors arranged in the first direction overlapped with portions of the gate electrodes of the first and second drive transistors.Type: GrantFiled: October 6, 1999Date of Patent: October 16, 2001Assignee: LG Semicon Co., Ltd.Inventor: Joon Young Park
-
Patent number: 6303965Abstract: The invention encompasses resistors comprising a thin layer of dielectric material and methods of forming such resistors. The invention also encompasses integrated circuitry comprising such resistors, including SRAM circuitry, and encompasses methods of forming such integrated circuitry. In one aspect, the invention includes a resistor construction for electrically connecting a first node location to a second node location comprising: a) a first conductive layer in electrical connection with the first node location; b) a second conductive layer in electrical connection with the second node location; and c) a dielectric material intermediate the first conductive layer and the second conductive layer and having a thickness of from about 15 Angstroms to about 60 Angstroms.Type: GrantFiled: August 20, 1999Date of Patent: October 16, 2001Assignee: Micron Technology, Inc.Inventor: Klaus Florian Schuegraf
-
Publication number: 20010028099Abstract: A patterned polysilicon film is formed over a silicon substrate with an interlayer insulating film therebetween. Then heavily doped regions as well as a lightly doped region are formed on the polysilicon film. The entire polysilicon film is covered with an SiO2 film. The polysilicon film is hydrogenated, while an SiNx film is formed over the entire SiO2 film, by LPCVD using a gas comprising nitrogen and hydrogen.Type: ApplicationFiled: March 30, 2001Publication date: October 11, 2001Applicant: NEC CORPORATIONInventor: Nolifumi Sato
-
Publication number: 20010023965Abstract: A static random access memory comprising memory cells each composed of transfer MISFETs controlled by word lines and of a flip-flop circuit made of driver MISFETs and load MISFETs. The top of the load MISFETs is covered with supply voltage lines so that capacitor elements of a stacked structure are formed between the gate electrodes of the load MISFETs and the supply voltage lines.Type: ApplicationFiled: May 17, 2001Publication date: September 27, 2001Inventors: Shuji Ikeda, Satoshi Meguro, Kyoichiro Asayama, Eri Fujita, Koichiro Ishibashi, Toshiro Aoto, Sadayuki Morita, Atsuyoshi Koike, Masayuki Kojima, Yasuo Kiguchi, Kazuyuki Suko, Fumiyuki Kanai, Naotaka Hashimoto, Toshiaki Yamanaka
-
Patent number: 6291883Abstract: The present invention provides a static random-access memory (SRAM) device that comprises a substrate having an insulator and a gate formed thereover, where the insulator electrically insulates the gate from the substrate, and a local conductive layer that is formed on the gate structure and that extends from the gate and onto the substrate. The local conductive layer is connectable to a conductive interconnect structure to connect the gate electrically to an other portion of the SRAM device. The SRAM device, in one embodiment, is part of a complementary metal oxide semiconductor (CMOS). However, it will be appreciated by those who are of ordinary skill the art that the present invention may be used in various types of metal oxide semiconductors and similar semiconductor devices in general.Type: GrantFiled: March 3, 1999Date of Patent: September 18, 2001Assignee: Agere Systems Guardian Corp.Inventors: William J. Nagy, Kuo-Hua Lee
-
Patent number: 6285088Abstract: An integrated circuit having a memory cell array in which the strapping of cell components is accomplished within a memory cell. In one embodiment the strapping 750, 752, 756 is placed between the moats 706,724 of transistors that compose cross-coupled inverters within a static random access memory cell.Type: GrantFiled: May 6, 1999Date of Patent: September 4, 2001Assignee: Texas Instruments IncorporatedInventor: Sudhir K. Madan
-
Publication number: 20010017807Abstract: A semiconductor memory device includes bit lines which transfer data of memory cells, a plurality of first sense amplifier circuits connected to odd-number lines of the bit lines, a plurality of second sense amplifier circuits connected to even-number lines of the bit lines, and a clamp-voltage generation circuit which supplies a first clamp voltage to the first sense amplifier circuits, and supplies a second clamp voltage to the second sense amplifier circuits, whereby during test operation, the odd-number lines are clamped to the first clamp voltage, and the even-number lines are clamped to the second clamp voltage.Type: ApplicationFiled: February 23, 2001Publication date: August 30, 2001Applicant: Fujitsu LimitedInventor: Shinya Fujioka
-
Publication number: 20010011735Abstract: The semiconductor memory device of the present invention comprises: memory cells arranged in a matrix; word lines extending in a row direction; bit line pairs extending in a column direction; exchange blocks for exchanging the bit lines of the different neighboring bit line pairs.Type: ApplicationFiled: January 31, 2001Publication date: August 9, 2001Applicant: NEC CORPORATIONInventor: Koichi Takeda
-
Patent number: 6271569Abstract: According to a semiconductor device and a method of manufacturing the same, a storage node has an increased capacity, and a resistance against soft error is improved. A GND interconnection is formed on a first interconnection layer including storage node portions with a dielectric film therebetween. Thereby, the storage node portions, the dielectric film, and the GND interconnection form a capacity element of the storage node portion. The first interconnection layer is arranged symmetrically around the center of the memory cell, and a plurality of memory cells having the same layout and neighboring to each other are arranged along the word lines.Type: GrantFiled: January 16, 1998Date of Patent: August 7, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshiyuki Ishigaki, Hiroki Honda
-
Patent number: 6252268Abstract: A method of forming a transistor in a peripheral circuit of a random access memory device wherein a transistor gate, capacitor electrode or other component in the memory cell array is formed simultaneously with the formation of a transistor gate in the periphery.Type: GrantFiled: October 14, 1998Date of Patent: June 26, 2001Assignee: Micron Technology, Inc.Inventor: Ceredig Roberts
-
Patent number: 6242781Abstract: A method of forming an SRAM cell includes, a) providing a pair of pull-down gates having associated transistor diffusion regions operatively adjacent thereto, one of the diffusion regions of each pull-down gate being electrically connected to the other pull-down gate; b) providing a pair of pull-up resistor nodes for electrical connection with a pair of respective pull-up resistors, the pull-up nodes being in respective electrical connection with one of the pull-down gate diffusion regions and the other pull-down gate; c) providing a first electrical insulating layer outwardly of the resistor nodes; d) providing a pair of contact openings, with respective widths, through the first insulating layer to the pair of resistor nodes; e) providing a second electrical insulating layer over the first layer and to within the pair of contact openings to a thickness which is less than one-half the open widths; f) anisotropically etching the second electrical insulating layer to define respective electrical insulating annType: GrantFiled: July 22, 1997Date of Patent: June 5, 2001Assignee: Micron Technology, Inc.Inventors: Shubneesh Batra, Monte Manning
-
Publication number: 20010002056Abstract: An SRAM cell is described which has a reduced cell area, and a reduced processing cost from conventional SRAM's. A fabrication process is described where self-aligned contacts to substrate active area and contact to a first layer of polysilicon are formed in one etch step. Electrical connection between the substrate and polysilicon is provided through a conductive layer coupled to the contacts. Self aligned contacts are fabricated to contact the active area.Type: ApplicationFiled: January 10, 2001Publication date: May 31, 2001Applicant: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 6236117Abstract: A semiconductor device including a shunt interconnection which operates at higher speed and permits high density integration is provided. In the semiconductor device including the shunt interconnection, a shunt connection region for a word line and a first shunt interconnection including a metal are formed in the memory cell region. In the memory cell region, shunt connection region and shunt interconnection are electrically connected with each other through a word line contact plug formed in a contact hole.Type: GrantFiled: March 26, 1998Date of Patent: May 22, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshiyuki Ishigaki, Hiroki Honda
-
Publication number: 20010000760Abstract: A method for forming an electrical interconnect overlying a buried contact region of a substrate is characterized by a deposition of a first polycrystalline silicon layer and the patterning and etching of same to form a via. The via is formed in the first polycrystalline silicon layer to expose the substrate and a second polycrystalline silicon layer is formed in the via to contact the substrate. Portions of the second polycrystalline silicon layer overlying the first polycrystalline silicon layer are removed eliminating any horizontal interface between the two polycrystalline silicon layers. The first polycrystalline silicon layer remaining after the etch is then patterned to form an electrical interconnect.Type: ApplicationFiled: December 21, 2000Publication date: May 3, 2001Applicant: Micron Technology, Inc.Inventors: Martin C. Roberts, Sanh D. Tang
-
Patent number: 6218724Abstract: An SRAM according to the present invention includes a voltage-down circuit and an internal circuit. The voltage-down circuit includes three resistors, two PMOS transistors and an NMOS transistor. One PMOS transistor directly applies an external power supply voltage to the internal circuit. The NMOS transistor applies a voltage obtained by reducing the external power supply voltage by a threshold voltage thereof to the internal circuit. The value of a predetermined voltage as a condition for switching such application of the voltage by the PMOS transistor and application Of the voltage by the NMOS transistor is determined by the resistance ratio of the two resistors. Each of the three resistors is formed by a plurality of resistance elements of one kind. Thus, even if the process parameter varies, the ratio of the resistance values of the two resistors which determines the switching point can be kept constant, thereby preventing variation in switching point.Type: GrantFiled: June 20, 1997Date of Patent: April 17, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Motomu Ukita, Toshihiko Hirose, Shigeto Maegawa
-
Patent number: 6194775Abstract: In a method of manufacturing a semiconductor device, an insulating film is formed on a semiconductor substrate. A semiconductor film pattern is formed on the insulating film. A direct thermal nitriding method is performed to at least a portion of the semiconductor film pattern. The direct thermal nitriding method is performed by lamp annealing in a gas composed of nitrogen such that a thermally nitrided film has a film thickness of equal to or thicker than 1.5 nm. Thus, invasion of a hydrogen atom or ion into the semiconductor film pattern can be prevented.Type: GrantFiled: January 14, 1998Date of Patent: February 27, 2001Assignee: NEC CorporationInventor: Tatsuya Usami
-
Patent number: 6188112Abstract: A high impedance load for an integrated circuit device provides an undoped, or lightly doped, layer of epitaxial silicon. The epitaxial silicon layer is formed over a conductive region in a substrate, such as a source/drain region. A highly conductive contact, such as a refractory metal silicide interconnect layer, is formed on top of the epitaxial silicon layer. Preferably, the epitaxial silicon layer is formed using solid phase epitaxy, from excess silicon in the silicide layer, by annealing the device after the silicide layer has been deposited.Type: GrantFiled: February 3, 1995Date of Patent: February 13, 2001Assignee: STMicroelectronics, Inc.Inventor: Frank Randolph Bryant
-
Patent number: 6184588Abstract: An SRAM cell having a word line shorter than a bit line is provided. First and second driver transistors having first and second gate electrodes parallel to each other are formed on a semiconductor substrate, and a third gate electrode shared by first and second transfer transistors is formed between the first and the second gate electrodes. A word line electrically connected to the third electrode is perpendicular to the first and the second gate electrodes, and a pair of bit lines electrically connected to drain areas of the first and the second transfer transistors are perpendicular to the word line. Also, a pair of ground lines are electrically connected to the source areas of the first and the second driver transistors, and are parallel to the bit lines.Type: GrantFiled: April 26, 1999Date of Patent: February 6, 2001Assignee: Samsung Electronics Co., Ltd.Inventors: Han-soo Kim, Kyeong-tae Kim
-
Patent number: 6178110Abstract: In a static memory cell including first and second drive MOS transistors, first and second MOS transfer transistors and first and second load elements, the drain of the first drive MOS transistor and the source of the first transfer MOS transistor are formed by a first impurity region in a semiconductor substrate, and the drain of the second drive MOS transistor and the source of the second transfer MOS transistor are formed by a second impurity region in the semiconductor substrate. Also, a first metal silicide layer is formed on the first impurity region and the gate of the second drive MOS transistor, and a second metal silicide layer is formed on the second impurity region and the gate of the the drive MOS transistor. Further, the first and second load elements are formed on the first and second metal silicide layers, respectively.Type: GrantFiled: February 27, 1998Date of Patent: January 23, 2001Assignee: NEC CorporationInventor: Fumihiko Hayashi
-
Patent number: 6169313Abstract: A shared contact is provided on the side of a drain active region of each of two load transistors. Thus, a stabilized low voltage operation is ensured in a full CMOS type SRAM memory cell having the shared contact.Type: GrantFiled: June 10, 1999Date of Patent: January 2, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazuhito Tsutsumi, Motoi Ashida, Yoshiyuki Haraguti, Hideaki Nagaoka, Eiji Hamasuna, Yoshikazu Kamitani
-
Patent number: 6166447Abstract: A memory device of the present invention provides a stable operation and low voltage characteristics. An access device receives first and second data signals on first and second data lines, respectively, and is coupled to first and second nodes. A drive device is coupled to the access device at the first and second nodes. A voltage shifting device is coupled to at least one of the first and second nodes to change a voltage of at least one of the first and second nodes. The access device includes a first access transistor coupled to the first data line and the first node. The access device also includes a second access transistor coupled to the second data line and the second node. The first and second access transistors are responsive to a control signal.Type: GrantFiled: September 17, 1997Date of Patent: December 26, 2000Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Sung Kye Park
-
Patent number: 6146936Abstract: The present invention pertains to methods of forming integrated circuitry, methods of forming SRAM cells, and methods of reducing alpha particle inflicted damage to SRAM cells. Additionally, the present invention pertains to integrated circuitry. In one aspect, the invention includes a method comprising: a) forming at least one second conductivity type diffusion region beneath at least one of an SRAM cell pull-down device drain of a first conductivity type and an SRAM cell access device source of the first conductivity type; and b) not forming a second conductivity type diffusion region beneath at least one of a source of the SRAM cell pull-down device and a drain of the SRAM cell access device.Type: GrantFiled: December 11, 1998Date of Patent: November 14, 2000Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 6147387Abstract: An SRAM is provided with a high-resistance element for loading including a high-resistance portion, which extends onto adjacent memory cell. An interlayer insulating film is formed between the high-resistance portions.Type: GrantFiled: July 16, 1998Date of Patent: November 14, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yoshiyuki Ishigaki
-
Patent number: 6140685Abstract: A static memory cell having no more than three transistors. A static memory cell is formed by providing a semiconductor substrate; forming a buried n-type layer in the substrate, the n-type layer having a first average n-type dopant concentration of at least 1.times.10.sup.16 ions/cm.sup.3 ; forming an n-channel transistor relative to the substrate over the buried n-type layer, the n-channel transistor having a source, a gate, and a drain, the source having a second average n-type dopant concentration of at least 1.times.10.sup.19 ions/cm.sup.3 and the drain having a third average n-type dopant concentration of at least 1.times.10.sup.19 ions/cm.sup.3, and the source having a depth deeper than the drain so as to be closer to the buried n-type layer than the drain; and forming a p-type region in junction with the source to define a tunnel diode between the p-type region and the source.Type: GrantFiled: April 30, 1999Date of Patent: October 31, 2000Assignee: Micron Technology, Inc.Inventors: Jeff Zhiqiang Wu, Joseph Karniewicz
-
Patent number: 6130470Abstract: A static random access memory (SRAM) cell having increased cell capacitance at the storage nodes utilizes a capacitive structure disposed in a trench. The capacitive structure includes an oxide liner disposed underneath two polysilicon plates. The polysilicon plates are each connected to drains of lateral transistors associated with the SRAM cell. The capacitive plates are deposited as a conformal layer polysilicon and then anisotropically etched to form plates on the side walls of the trench. A dielectric material such as silicon dioxide may be deposited between the polysilicon plates in the trench. The capacitor structures are provided between first and second N-channel pull down transistors associated with the SRAM cell.Type: GrantFiled: March 24, 1997Date of Patent: October 10, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Asim A. Selcuk
-
Patent number: 6130462Abstract: A novel vertical poly load device in 4T SRAM and a method for fabricating the same are disclosed. The poly load structure is a vertical device formed on a buried contact. The poly load vertical device is constructed by forming a hollow in a planarized dielectric layer with a high temperature oxide layer on the walls of the hollow and with lightly doped n-type polysilicon in the hollow. The poly load is connected to the respective drain of the driver transistor through the buried contact and to the gate of the respective gate of the other driver transistor through a connecting line. The resistance of the poly load will increase, as the voltage of the buried contact becomes low thereby reducing the standby current.Type: GrantFiled: July 26, 1999Date of Patent: October 10, 2000Assignee: Worldwide Semiconductor Manufacturing Corp.Inventors: Ching-Nan Yang, Chia-Chen Liu
-
Patent number: 6127705Abstract: Static random access memory (SRAM) cell is disclosed, which is suitable for high packing density and cell stabilization, including a substrate, a wordline formed over the substrate, including two parallel legs having gates of first and second access transistors, respectively, gates of first and second drive transistors formed between the two parallel legs, and an active area defined in a surface of the substrate under the gates of the first and second access transistors and gates of the first and second drive transistors.Type: GrantFiled: July 10, 1995Date of Patent: October 3, 2000Assignee: LG Semicon Co., Ltd.Inventor: Dong Sun Kim
-
Patent number: 6124617Abstract: An N-type buried diffusion layer as a portion of the collector region of a bipolar transistor and an N-type buried diffusion layer of a memory cell region are simultaneously formed, and the buried diffusion layer of the memory cell region serves as a potential groove for electrons. The threshold voltage of a MOS transistor in the memory cell region is higher than the threshold voltage of a MOS transistor in a peripheral circuit region, preventing an increase in the standby current in the memory cell region. This increases the soft error resistance of the memory cell and prevents a decrease in the operating speed and an increase in the consumption power.Type: GrantFiled: November 5, 1997Date of Patent: September 26, 2000Assignee: Sony CorporationInventors: Ikuo Yoshihara, Kazuaki Kurooka
-
Patent number: 6101120Abstract: A semiconductor memory device which can reduce the size of a memory cell and increase the packing density is disclosed. Each memory cell comprises a p-type active region, an n-type active region, two word lines, a common gate line and a common gate line. Two memory cells are deviated by, for example, an amount of a half bit in the direction which perpendicularly crosses the word line direction. The memory cells are arranged with one of their parts overlapped with one another in the word line direction. Thus, the size of the memory cell can be reduced in the word line direction.Type: GrantFiled: July 19, 1999Date of Patent: August 8, 2000Assignee: Sony CorporationInventor: Minoru Ishida
-
Patent number: 6081041Abstract: A static random access memory (SRAM) cell includes a substrate having first and second semiconductor layers, the second semiconductor layer being on the first semiconductor layer, active regions of first and second access transistors in the second semiconductor layer, gate electrodes of the first and second access transistors on the active regions, gate electrodes of first and second drive transistors in first terminals of the first and second access transistors, respectively, the gate electrodes penetrating the second semiconductor layer, first and second load resistors electrically contacting the first terminals of the first and second access transistors, respectively, and first and second bit lines electrically contacting second terminals of the first and second access transistors, respectively.Type: GrantFiled: December 30, 1997Date of Patent: June 27, 2000Assignee: LG Semicon Co., Ltd.Inventor: Dong Sun Kim
-
Patent number: 6081014Abstract: A thin-film resistor is formed from silicon, carbon, and chromium. The resistivity of the thin-film resistor, and therefore the resistance and temperature coefficient of resistance (TCR) of the resistor, are tailored to have specific values by varying the elemental composition of the silicon, carbon, and chromium used to form the resistor.Type: GrantFiled: November 6, 1998Date of Patent: June 27, 2000Assignee: National Semiconductor CorporationInventors: Mark Redford, Rikki Boyle, Yakub Aliyu, Chic McGregor, Haydn Gregory
-
Patent number: 6072220Abstract: A semiconductor body includes a lightly doped semiconductor zone of a second conductivity type. A first oxide layer is produced on the semiconductor body. A structured polysilicon layer is produced on the oxide layer. The polysilicon layer acts as a mask so that the dopants of one conductivity type are implanted and driven into the surface of the semiconductor zone. A second oxide layer is then produced on the surface of the polysilicon layer and the semiconductor zone. A spacer is etched from this oxide layer. Dopants of the second conductivity type are implanted and driven into the surface of the semiconductor zone. A narrow resistor zone remains lying under the polysilicon layer.Type: GrantFiled: December 7, 1998Date of Patent: June 6, 2000Assignee: Siemens AktiengesellschaftInventor: Helmut Strack
-
Patent number: 6057577Abstract: The present invention relate to a device of protection against voltage gradients of a monolithic component including a vertical MOS power transistor and logic circuits. The protection circuit has an N-type substrate corresponding to the drain of the MOS transistor, and logic components being realized in at least one P-type well formed in the upper surface of the substrate. Each of the N-type regions connected to the ground of the logic circuit, or to a node of low impedance with respect to the ground, is in series with a resistor.Type: GrantFiled: May 27, 1998Date of Patent: May 2, 2000Assignee: STMicroelectronics S.A.Inventors: Jean Barret, Antoine Pavlin, Pietro Fichera